



128K¹ 8 ELECTRICALLY ERASABLE EPROM


GENERAL DESCRIPTION

The W27C010 is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized as 131072×8 bits that operates on a single 5 volt power supply. The W27C010 provides an electrical chip erase function.


FEATURES

- High speed access time:
70 nS (max.)
- Read operating current: 30 mA (typ.)
- Erase/Programming operating current:
1 mA (typ.)
- Standby current: 5 μ A (typ.)
- Single 5V power supply
- +14V erase/+12V programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-pin 600 mil DIP, 32-lead PLCC and STSOP

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0–A16	Address Inputs
Q0–Q7	Data Inputs/Outputs
#CE	Chip Enable
#OE	Output Enable
#PGM	Program Enable
V _{PP}	Program/Erase Supply Voltage
V _{DD}	Power Supply
V _{SS}	Ground
NC	No Connection



FUNCTIONAL DESCRIPTION

Read Mode

Like conventional UVEPROMs, the W27C010 has two control functions, both of which produce data at the outputs.

#CE is for power control and chip select. #OE controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (TACC) is equal to the delay from #CE to output (TCE), and data are available at the outputs TOE after the falling edge of #OE, if TACC and TCE timings are met.

Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27C010 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when VPP is raised to VPE (14V), VDD = VCE (5V), #CE = VIL (0.8V or below but higher than Vss), #OE = VIH (2V or above but lower than VDD), A9 = VHH (14V), A0 = VIL, and all other address pins equal VIL and data input pins equal VIH. Pulsing #PGM low starts the erase operation.

Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if VPP = VPE (14V), #CE = VIL, and #OE = VIL, #PGM = VIH.

Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when VPP is raised to VPP (12V), VDD = VCP (5V), #CE = VIL, #OE = VIH, the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing #PGM low starts the programming operation.

Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if VPP = VPP (12V), #CE = VIL, #OE = VIL, and #PGM = VIH.

Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When #CE = VIH, erasing or programming of non-target chips is inhibited, so that except for the #CE, the W27C010 may have common inputs.



Standby Mode

The standby mode significantly reduces VDD current. This mode is entered when #CE = VIH. In standby mode, all outputs are in a high impedance state, independent of #OE and #PGM.

Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27C010 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels (ISB), active current levels (ICC), and transient current peaks produced by the falling and rising edges of #CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μ F ceramic capacitor connected between its VDD and Vss. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7 μ F electrolytic capacitor should be placed at the array's power supply connection between VDD and Vss. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

TABLE OF OPERATING MODES

VPP = 12V, VPE = 14V, VHH = 12V, VCP = 5V, X = VIH or VIL

MODE	PINS							
	#CE	#OE	#PGM	A0	A9	VDD	VPP	OUTPUTS
Read	VIL	VIL	X	X	X	VDD	VDD	DOUT
Output Disable	VIL	VIH	X	X	X	VDD	VDD	High Z
Standby (TTL)	VIH	X	X	X	X	VDD	VDD	High Z
Standby (CMOS)	VDD \pm 0.3V	X	X	X	X	VDD	VDD	High Z
Program	VIL	VIH	VIL	X	X	VCP	VPP	DIN
Program Verify	VIL	VIL	VIH	X	X	VCP	VPP	DOUT
Program Inhibit	VIH	X	X	X	X	VCP	VPP	High Z
Erase	VIL	VIH	VIL	VIL	VPE	VDD	VPE	FF (Hex)
Erase Verify	VIL	VIL	VIH	X	X	VDD	VPE	DOUT
Erase Inhibit	VIH	X	X	X	X	VCP	VPE	High Z
Product Identifier-manufacturer	VIL	VIL	X	VIL	VHH	VDD	VDD	DA (Hex)
Product Identifier-device	VIL	VIL	X	VIH	VHH	VDD	VDD	01 (Hex)



DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Ambient Temperature with Power Applied	-55 to +125	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except VDD, VPP and A9 Pins	-0.5 to VDD +0.5	V
Voltage on VDD Pin with Respect to Ground	-0.5 to +7	V
Voltage on VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC Erase Characteristics

(TA = 25° C ±5° C, VDD = 5.0V ±5%, VHH = 14V)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = VIL or VIH	-10	-	10	µA
VDD Erase Current	ICP	#CE = VIL, #OE = VIH, #PGM = VIL, A9 = VHH	-	-	30	mA
VPP Erase Current	IPP	#CE = VIL, #OE = VIH, #PGM = VIL, A9 = VHH	-	-	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.4	-	5.5	V
Output Low Voltage (Verify)	VOL	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	VOH	IOH = -0.4 mA	2.4	-	-	V
A9 Erase Voltage	VID	-	13.75	14.0	14.25	V
VPP Erase Voltage	VPE	-	13.75	14.0	14.25	V
VDD Supply Voltage (Erase)	VCE	-	4.5	5.0	5.5	V

Note: VDD must be applied simultaneously or before VPP and removed simultaneously or after VPP.



CAPACITANCE

(V_{DD} = 5V, TA = 25° C, f = 1 MHz)


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	C _{IN}	V _{IN} = 0V	6	pF
Output Capacitance	C _{OUT}	V _{OUT} = 0V	12	pF

AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0 to 3.0V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V/1.5V
Output Load	C _L = 30 pF, I _{OH} /I _{OL} = -0.4 mA/2.1 mA

AC Test Load and Waveforms





READ OPERATION DC CHARACTERISTICS

(V_{DD} = 5.0V ±5%)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I _{LI}	V _{IN} = 0V to V _{DD}	-5	-	5	µA
Output Leakage Current	I _{LO}	V _{OUT} = 0V to V _{DD}	-10	-	10	µA
Standby V _{DD} Current (TTL input)	I _{SB}	#CE = V _{IH}	-	-	1.0	mA
Standby V _{DD} Current (CMOS input)	I _{SB1}	#CE = V _{DD} ±0.2V	-	5	100	µA
V _{DD} Operating Current	I _{CC}	#CE = V _{IL} I _{OUT} = 0 mA f = 5 MHz	-	-	30	mA
V _{PP} Operating Current	I _{PP}	V _{PP} = V _{DD}	-	-	10	µA
Input Low Voltage	V _{IL}	-	-0.3	-	0.6	V
Input High Voltage	V _{IH}	-	2.2	-	V _{DD} +0.5	V
Output Low Voltage	V _{OL}	I _{OL} = 2.1 mA	-	-	0.45	V
Output High Voltage	V _{OH}	I _{OH} = -0.4 mA	2.4	-	-	V
V _{PP} Operating Voltage	V _{PP}	-	V _{DD} -0.7	-	V _{DD}	V

READ OPERATION AC CHARACTERISTICS

(V_{DD} = 5.0V ±5%, TA = 0 to 70° C)

PARAMETER	SYM.	W27C010-70		UNIT
		MIN.	MAX.	
Read Cycle Time	T _{RC}	70	-	nS
Chip Enable Access Time	T _{CCE}	-	70	nS
Address Access Time	T _{AACC}	-	70	nS
Output Enable Access Time	T _{OE}	-	30	nS
#OE High to High-Z Output	T _{DFF}	-	25	nS
Output Hold from Address Change	T _{OH}	0	-	nS

Note: V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.



DC PROGRAMMING CHARACTERISTICS

(V_{DD} = 5.0V ±5%, TA = 25° C ±5° C)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I _{LI}	V _{IN} = V _{IL} or V _{IH}	-	-	10	µA
V _{DD} Program Current	I _{CP}	#CE = V _{IL} , #OE = V _{IH} , #PGM = V _{IL}	-	-	30	mA
V _{PP} Program Current	I _{PP}	#CE = V _{IL} , #OE = V _{IH} , #PGM = V _{IL}	-	-	30	mA
Input Low Voltage	V _{IL}	-	-0.3	-	0.8	V
Input High Voltage	V _{IH}	-	2.4	-	5.5	V
Output Low Voltage (Verify)	V _{OL}	I _{OL} = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	V _{OH}	I _{OH} = -0.4 mA	2.4	-	-	V
A9 Silicon I.D. Voltage	V _{ID}	-	11.5	12.0	12.5	V
V _{PP} Program Voltage	V _{PP}	-	11.75	12.0	12.25	V
V _{DD} Supply Voltage (Program)	V _{CP}	-	4.5	5.0	5.5	V

AC PROGRAMMING/ERASE CHARACTERISTICS


(V_{DD} = 5.0V ±5%, TA = 25° C ±5° C)

PARAMETER	SYM.	LIMITS			UNIT
		MIN.	TYP.	MAX.	
V _{PP} Setup Time	T _{VPS}	2.0	-	-	µS
Address Setup Time	T _{AS}	2.0	-	-	µS
Data Setup Time	T _{DS}	2.0	-	-	µS
#PGM Program Pulse Width	T _{WPW}	95	100	105	µS
#PGM Erase Pulse Width	T _{WEW}	95	100	105	µS
Data Hold Time	T _{DH}	2.0	-	-	µS
#OE Setup Time	T _{OES}	2.0	-	-	µS
Data Valid from #OE	T _{OEV}	-	-	150	nS
#OE High to Output High Z	T _{DFP}	0	-	130	nS
Address Hold Time after #PGM High	T _{AH}	0	-	-	µS
Address Hold Time (Erase)	T _{AHE}	2.0	-	-	µS
#CE Setup Time	T _{CES}	2.0	-	-	µS


Note: V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

TIMING WAVEFORMS

AC Read Waveform




Erase Waveform




Timing Waveforms, continued


Programming Waveform



SMART PROGRAMMING ALGORITHM



SMART ERASE ALGORITHM



**ORDERING INFORMATION**


PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY V _D D CURRENT MAX. (mA)	PACKAGE
W27C010-70	70	30	100	600 mil DIP
W27C010P-70	70	30	100	32-Lead PLCC
W27C010Q-70	70	30	100	32-Lead STSOP (8 x 14 mm)

Notes:


1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

PACKAGE DIMENSIONS

32-pin P-DIP




32-Lead PLCC



Package Dimensions, continued

32-Lead Small Type One TSOP (8mm x 14mm)



The diagram illustrates the 32-Lead Small Type One TSOP package. The top view shows the overall package dimensions: D (length) is 14.00 mm, E (width) is 8.00 mm, H_D (height) is 12.40 mm, and C (lead pitch) is 0.50 mm. The bottom view shows the pinout with pins labeled A, A₁, A₂, Y, L₁, L, and E. Pin A is the ground connection, while pins A₁ and A₂ are control pins, and pin Y is the output. The width E is divided into two equal sections of 4.00 mm each.

Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A			0.047			1.20
A ₁	0.002		0.006	0.05		0.15
A ₂	0.035	0.040	0.041	0.95	1.00	1.05
b	0.007	0.009	0.010	0.17	0.22	0.27
C	0.004	-----	0.008	0.10	-----	0.21
D	0.488				12.40	
E	0.315				8.00	
H _D	0.551				14.00	
e	0.020				0.50	
L	0.020	0.024	0.028	0.50	0.60	0.70
L ₁		0.031			0.80	
Y	0.000		0.004	0.00		0.10
θ	0	3	5	0	3	5



VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	May. 1997	-	Initial Issued
A2	Aug. 1997	1, 5, 6, 12	Add 70 nS binning
A3	Jun. 2001	1, 12, 14	Add in 32-lead STSOP package
		all	Change Vcc to VDD; GND to Vss
		1, 12, 14	Delete SOP package
		14	Correct STSOP package diagram
A4	Jun. 2001	1	Correct STSOP pin configuration
		1, 5, 6, 12	Delete 150 nS binning



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5796096
<http://www.winbond.com.tw/>
Voice & Fax-on-demand: 886-2-27197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,
Taipei, Taiwan
TEL: 886-2-27190505
FAX: 886-2-27197502

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd;
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

Winbond Electronics North America Corp

Winbond Memory Lab.
Winbond Microelectronics Corp.
Winbond Systems Lab.
2727 N. First Street, San Jose,
CA 95134, U.S.A.
TEL: 408-9436666
FAX: 408-5441798

Note: All data and specifications are subject to change without notice