www.ti.com

SCPS130D-AUGUST 2005-REVISED MARCH 2007

PCA9539


FEATURES

- Low Standby-Current Consumption of **1 μΑ Max**
- I²C to Parallel Port Expander
- **Open-Drain Active-Low Interrupt Output** •
- **Active-Low Reset Input** •
- 5-V Tolerant I/O Ports .
- **Compatible With Most Microcontrollers** •
- 400-kHz Fast I²C Bus .
- **Polarity Inversion Register**

DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)

	1	U ₂₄] v _{cc}
A1 [2	23	SDA
RESET	3	22	SCL
P00 [4	21	A0
P01 [5	20	P17
P02 [6	19] P16
P03 [7	18	P15
P04 [8	17] P14
P05 [9	16	P13
P06 [10	15] P12
P07 [11	14] P11
GND [12	13] P10

- Address by Two Hardware Address Pins for ٠ Use of up to Four Devices
- Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101) _



DESCRIPTION/ORDERING INFORMATION

ORDERING INFORMATION

T _A	P	ACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DB	Reel of 2000	PCA9539DBR	DC 40520	
	550P - DB	Tube of 60	PCA9539DB	- PCA9539	
	QSOP – DBQ	Reel of 2500	PCA9539DBQR	PD9539	
	TVSOP – DGV	Reel of 2000	PCA9539DGVR	PD9539	
–40°C to 85°C	SOIC - DW	Tube of 25	PCA9539DW	PCA9539	
-40°C 10 85°C	50IC - DW	Reel of 2000	PCA9539DWR	- PCA9539	
		Tube of 60	PCA9539PW	PD9539	
	TSSOP – PW	Reel of 1200	PCA9539PWR		
		Reel of 250	PCA9539PWT		
	QFN – RGE	Reel of 3000	PCA9539RGER	PD9539	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCPS130D-AUGUST 2005-REVISED MARCH 2007

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

This 16-bit I/O expander for the two-line bidirectional bus (I²C) is designed for 2.3-V to 5.5-V V_{CC} operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I²C interface [serial clock (SCL), serial data (SDA)].

The PCA9539 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the PCA9539 in the event of a timeout or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I²C/SMBus state machine. Asserting RESET causes the same reset/initialization to occur without depowering the part.

The PCA9539 open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the l^2C bus. Thus, the PCA9539 can remain a simple slave device.

The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption.

The PCA9539 is identical to the PCA9555, except for the removal of the internal I/O pullup resistor, which greatly reduces power consumption when the I/Os are held low, replacement of A2 with RESET, and a different address range.


Two hardware pins (A0 and A1) are used to program and vary the fixed I²C address and allow up to four devices to share the same I²C bus or SMBus.

SCPS130D-AUGUST 2005-REVISED MARCH 2007

TERMINAL FUNCTIONS

NO.			
SOIC (DW), SSOP (DB), QSOP (DBQ), TSSOP (PW), AND TVSOP (DGV)	QFN (RGE)	NAME	DESCRIPTION
1	22	INT	Interrupt output. Connect to V_{CC} through a pullup resistor.
2	23	A1	Address input. Connect directly to V_{CC} or ground.
3	24	RESET	Active-low reset input. Connect to V_{CC} through a pullup resistor if no active connection is used.
4	1	P00	P-port input/output. Push-pull design structure.
5	2	P01	P-port input/output. Push-pull design structure.
6	3	P02	P-port input/output. Push-pull design structure.
7	4	P03	P-port input/output. Push-pull design structure.
8	5	P04	P-port input/output. Push-pull design structure.
9	6	P05	P-port input/output. Push-pull design structure.
10	7	P06	P-port input/output. Push-pull design structure.
11	8	P07	P-port input/output. Push-pull design structure.
12	9	GND	Ground
13	10	P10	P-port input/output. Push-pull design structure.
14	11	P11	P-port input/output. Push-pull design structure.
15	12	P12	P-port input/output. Push-pull design structure.
16	13	P13	P-port input/output. Push-pull design structure.
17	14	P14	P-port input/output. Push-pull design structure.
18	15	P15	P-port input/output. Push-pull design structure.
19	16	P16	P-port input/output. Push-pull design structure.
20	17	P17	P-port input/output. Push-pull design structure.
21	18	A0	Address input. Connect directly to V _{CC} or ground.
22	19	SCL	Serial clock bus. Connect to V_{CC} through a pullup resistor.
23	20	SDA	Serial data bus. Connect to V_{CC} through a pullup resistor.
24	21	V _{CC}	Supply voltage

SCPS130D-AUGUST 2005-REVISED MARCH 2007



LOGIC DIAGRAM (POSITIVE LOGIC)


Texas INSTRUMENTS www.ti.com

Α. Pin numbers shown are for DB, DBQ, DGV, DW, and PW packages.

Β. All I/Os are set to inputs at reset. PCA9539 REMOTE 16-BIT I²C AND SMBus LOW-POWER I/O EXPANDER

WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS

SCPS130D-AUGUST 2005-REVISED MARCH 2007



SIMPLIFIED SCHEMATIC OF P-PORT I/Os⁽¹⁾

(1) At power-on reset, all registers return to default values.

I/O Port

Texas

TRUMENTS www.ti.com

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.



I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the Start condition, the device address byte is sent, MSB first, including the data direction bit (R/W). This device does not respond to the general call address.

After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0 and A1) of the slave device must not be changed between the Start and Stop conditions.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 2).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

Any number of data bytes can be transferred from the transmitter to the receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.






Figure 1. Definition of Start and Stop Conditions



TEXAS INSTRUMENTS www.ti.com

PCA9539 REMOTE 16-BIT I²C AND SMBus LOW-POWER I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS

SCPS130D-AUGUST 2005-REVISED MARCH 2007




Interface Definition

BYTE	BIT								
DIIC	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
I ² C slave address	Н	Н	Н	L	Н	A1	A0	R/W	
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00	
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10	

Device Address

Figure 4 shows the address byte of the PCA9539.



Fixed Programmable

Figure 4. PCA9539 Address

Address Reference

INPUTS		I ² C BUS SLAVE ADDRESS					
A1	A0	I-C BUS SLAVE ADDRESS					
L	L	116 (decimal), 74 (hexadecimal)					
L	н	117 (decimal), 75 (hexadecimal)					
Н	L	118 (decimal), 76 (hexadecimal)					
Н	Н	119 (decimal), 77 (hexadecimal)					

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9539. Three bits of this data byte state the operation (read or write) and the internal register (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.

0 0 0 0	0 B2 B1 B0
---------	------------

Figure 5. Control Register Bits

CONTROL REGISTER BITS		COMMAND	REGISTER	PROTOCOL	POWER-UP		
B2	B1	B0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT	
0	0	0	0x00	Input Port 0	Read byte	xxxx xxxx	
0	0	1	0x01	Input Port 1	Read byte	xxxx xxxx	
0	1	0	0x02	Output Port 0	Read/write byte	1111 1111	
0	1	1	0x03	Output Port 1	Read/write byte	1111 1111	
1	0	0	0x04	Polarity Inversion Port 0	Read/write byte	0000 0000	
1	0	1	0x05	Polarity Inversion Port 1	Read/write byte	0000 0000	
1	1	0	0x06	Configuration Port 0	Read/write byte	1111 1111	
1	1	1	0x07	Configuration Port 1	Read/write byte	1111 1111	

Command Byte

Register Descriptions

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I²C device that the Input Port register will be accessed next.

					-	-		
Bit	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	Х	Х	Х	Х	Х	Х	Х	Х
Bit	l1.7	l1.6	l1.5	l1.4	l1.3	l1.2	l1.1	l1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х

Registers 0 and 1 (Input Port Registers)

The Output Port registers (registers 2 and 3) show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Registers 2 and 3 (Output Port Registers)

Bit	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1
Bit	01.7	01.6	O1.5	01.4	01.3	01.2	01.1	01.0
Default	1	1	1	1	1	1	1	1

The Polarity Inversion registers (Registers 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

Registers 4 and 5 (Polarity Inversion Registers)

The Configuration registers (registers 6 and 7) configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

		0	•					
Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

Registers 6 and 7 (Configuration Registers)

Power-On Reset

When power (from 0 V) is applied to V_{CC}, an internal power-on reset holds the PCA9539 in a reset condition until V_{CC} has reached V_{POR}. At that point, the reset condition is released and the PCA9539 registers and I²C/SMBus state machine initialize to their default states. After that, V_{CC} must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.



SCPS130D-AUGUST 2005-REVISED MARCH 2007

RESET Input

A reset can be accomplished by holding the $\overline{\text{RESET}}$ pin low for a minimum of t_W. The PCA9539 registers and I²C/SMBus state machine are held in their default states until $\overline{\text{RESET}}$ is once again high. This input requires a pullup resistor to V_{CC}, if no active connection is used.

Interrupt (INT) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time, t_{iv} , the signal \overline{INT} is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt, or in a Stop event. Resetting occurs in the read mode at the acknowledge (ACK) bit or not acknowledge (NACK) bit after the falling edge of the SCL signal. In a Stop event, \overline{INT} is cleared after the rising edge of SDA. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as \overline{INT} .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. Because each 8-bit port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1, or vice versa.

INT has an open-drain structure and requires a pullup resistor to V_{CC}.

Bus Transactions

Data is exchanged between the master and PCA9539 through write and read commands.

Writes

Data is transmitted to the PCA9539 by sending the device address and setting the least-significant bit to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte.


The eight registers within the PCA9539 are configured to operate as four register pairs. The four pairs are input ports, output ports, polarity inversion ports, and configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see Figure 6 and Figure 7). For example, if the first byte is sent to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.

SCL _1_2_3_4_5_6_7_8	$\begin{array}{c} \end{array}{c} \e$		
Slave Address	Command Byte	Data to Port 0	Data to Port 1
SDA S 1 1 1 0 1 A1 A0 0	A 0 0 0 0 0 0 1 0	A 0.7 Data 0 0.0	A 1.7 Data 1 1.0 A P
† † Start Condition R/₩	Acknowledge From Slave	Acknowledge From Slave	† Acknowledge From Slave
Write to Port		ļ	r/r
Data Out from Port 0			Х
		t _{pv}	
Data Out from Port 1			Data Valid
	1		t _{pv}

Figure 6. Write to Output Port Registers

PCA9539 REMOTE 16-BIT I²C AND SMBus LOW-POWER I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS SCPS130D-AUGUST 2005-REVISED MARCH 2007





Reads

The bus master first must send the PCA9539 address with the least-significant bit set to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again, but this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9539 (see Figure 8 through Figure 10).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.






Figure 8. Read From Register

SCPS130D-AUGUST 2005-REVISED MARCH 2007



- Α. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address Β. call and actual data transfer from the P port (see Figure 8 for these details).

Figure 9. Read Input Port Register, Scenario 1



- Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest Α. acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- Β. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see Figure 8 for these details).

Figure 10. Read Input Port Register, Scenario 2

SCPS130D-AUGUST 2005-REVISED MARCH 2007

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	6	V	
VI	Input voltage range ⁽²⁾		-0.5	6	V	
Vo	Output voltage range ⁽²⁾		-0.5	6	V	
I _{IK}	Input clamp current	V ₁ < 0		-20	mA	
I _{OK}	Output clamp current	V _O < 0		-20	mA	
I _{IOK}	Input/output clamp current	$V_0 < 0 \text{ or } V_0 > V_{CC}$		±20	mA	
I _{OL}	Continuous output low current	$V_{O} = 0$ to V_{CC}		50	mA	
I _{OH}	Continuous output high current	$V_{O} = 0$ to V_{CC}		-50	mA	
	Continuous current through GND			-250		
I _{CC}	Continuous current through V _{CC}			160	mA	
		DB package		63		
		DBQ package		61		
0	Deduces the medicate investige to find a in(3)	DGV package		86	0000	
θ_{JA}	Package thermal impedance, junction to free $air^{(3)}$	DW package		46	°C/W	
		PW package		88		
		RGE package		45		
θ_{JP}	Package thermal impedance, junction to pad	RGE package		1.5	°C/W	
T _{stg}	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2.3	5.5	V	
V _{IH} High-level input voltage		SCL, SDA	$0.7\times V_{CC}$	5.5	V	
	High-level input voltage	A0, A1, RESET, P07–P00, P17–P10	$0.7 imes V_{CC}$	5.5	V	
March 1 and 1 and 1 and 1 and 1		SCL, SDA	-0.5	$0.3 \times V_{\text{CC}}$	V	
V _{IL}	Low-level input voltage	A0, A1, RESET, P07–P00, P17–P10	-0.5	$0.3 \times V_{\text{CC}}$	v	
I _{OH}	High-level output current	P07–P00, P17–P10		-10	mA	
I _{OL}	Low-level output current	P07–P00, P17–P00		25	mA	
T _A	Operating free-air temperature		-40	85	°C	



SCPS130D-AUGUST 2005-REVISED MARCH 2007

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}	Input diode clamp voltage	I _I = -18 mA	2.3 V to 5.5 V	-1.2			V	
V _{POR}	Power-on reset voltage	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	V _{POR}		1.5	1.65	V	
			2.3 V	1.8				
		$I_{OH} = -8 \text{ mA}$	3 V	2.6				
V	\square northigh lovel output veltage (2)		4.75 V	4.1			V	
VOH	P-port high-level output voltage ⁽²⁾		2.3 V	1.7			v	
		$I_{OH} = -10 \text{ mA}$	3 V	2.5				
$\begin{array}{c} V_{POR} & Power \\ V_{OH} & P-port \\ \\ I_{OL} & P port \\ \hline INT \\ I_{I} & SCL, \\ A0, A' \\ I_{IH} & P port \\ I_{IL} & P port \\ I_{IC} & Opera \\ \end{array}$			4.75 V	4				
	SDA	V _{OL} = 0.4 V		3				
	$P_{acct}(3)$	V _{OL} = 0.5 V	- 2.3 V to 5.5 V	8	20		mA	
OL	P portes	V _{OL} = 0.7 V		10	24			
	INT	V _{OL} = 0.4 V		3				
L —	SCL, SDA		2.3 V to 5.5 V			±1	۸	
	A0, A1, RESET	$V_{I} = V_{CC}$ or GND	2.3 V 10 5.5 V			±1	μA	
I _{IH}	P port	$V_{I} = V_{CC}$	2.3 V to 5.5 V			1	μA	
IIL	P port	V _I = GND	2.3 V to 5.5 V			-1	μA	
			5.5 V		100	200		
ο∟ ₁ <u>1⊢</u> <u>1⊢</u> <u>1⊢</u> <u>1</u> ⊂ Δ _{CC} C ₁	Operating mode	$V_I = V_{CC}$ or GND, $I_O = 0$, I/O = inputs, $f_{SCL} = 400$ kHz	3.6 V		30	75		
			2.7 V		20	50		
CC			5.5 V		0.5	1	μA	
	Standby mode	$V_1 = GND$, $I_0 = 0$, $I/O = inputs$, $f_{SCI} = 0 \text{ kHz}$	3.6 V		0.4	0.9		
			2.7 V		0.25	0.8	1	
ΔI_{CC}	Additional current in standby mode	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	2.3 V to 5.5 V			200	μA	
CI	SCL	$V_{I} = V_{CC}$ or GND	2.3 V to 5.5 V		3	7	pF	
<u>_</u>	SDA				3	7	~ Г	
C _{io}	P port	$V_{IO} = V_{CC}$ or GND	2.3 V to 5.5 V		3.7	9.5	pF	

(1) All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V_{CC}) and $T_A = 25^{\circ}C$. (2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07–P00 and P17–P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.

(3) The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07-P00 and 80 mA for P17-P10).

SCPS130D-AUGUST 2005-REVISED MARCH 2007

I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 11)

			MIN	MAX	UNIT
f _{scl}	I ² C clock frequency		0	400	kHz
t _{sch}	I ² C clock high time		0.6		μs
t _{scl}	I ² C clock low time		1.3		μs
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		100		ns
t _{sdh}	I ² C serial-data hold time		0		ns
t _{icr}	I ² C input rise time	$20 + 0.1C_{b}^{(1)}$	300	ns	
t _{icf}	I ² C input fall time	$20 + 0.1C_{b}^{(1)}$	300	ns	
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus	$20 + 0.1C_{b}^{(1)}$	300	ns
t _{buf}	I ² C bus free time between Stop and	Start	1.3		μs
t _{sts}	I ² C Start or repeated Start condition	setup	0.6		μs
t _{sth}	I ² C Start or repeated Start condition	hold	0.6		μs
t _{sps}	I ² C Stop condition setup		0.6		μs
t _{vd(data)}	Valid-data time	SCL low to SDA output valid	50		ns
t _{vd(ack)}	Valid-data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.1	0.9	μs
C _b	I ² C bus capacitive load			400	pF

(1) $C_b = total capacitance of one bus line in pF$

RESET Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 14)

		MIN MAX	UNIT
t _W	Reset pulse duration	6	ns
t _{REC}	Reset recovery time	0	ns
t _{RESET}	Time to reset	400	ns

Switching Characteristics

over recommended operating free-air temperature range, $C_L \le 100 \text{ pF}$ (unless otherwise noted) (see Figure 12 and Figure 13)


PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
t _{iv}	Interrupt valid time	P port	INT		4	μs
t _{ir}	Interrupt reset delay time	SCL	INT		4	μs
t _{pv}	Output data valid	SCL	P port		200	ns
t _{ps}	Input data setup time	P port	SCL	150		ns
t _{ph}	Input data hold time	P port	SCL	1		μs

PCA9539 REMOTE 16-BIT I²C AND SMBus LOW-POWER I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS SCPS130D-AUGUST 2005-REVISED MARCH 2007



TYPICAL CHARACTERISTICS

 $T_{A} = 25^{\circ}C$ (unless otherwise noted)




TEXAS INSTRUMENTS www.ti.com

SCPS130D-AUGUST 2005-REVISED MARCH 2007

TYPICAL CHARACTERISTICS (continued)


 $T_A = 25^{\circ}C$ (unless otherwise noted)




Į, Texas INSTRUMENTS www.ti.com

SCPS130D-AUGUST 2005-REVISED MARCH 2007

PARAMETER MEASUREMENT INFORMATION



SDA LOAD CONFIGURATION




BYTE	DESCRIPTION
1	I ² C address
2, 3	P-port data

- C_L includes probe and jig capacitance. Α.
- All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f/t_f \leq 30 ns. В.
- All parameters and waveforms are not applicable to all devices. C.

Figure 11. I²C Interface Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r/t_f \leq 30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 12. Interrupt Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS www.ti.com

SCPS130D-AUGUST 2005-REVISED MARCH 2007

PARAMETER MEASUREMENT INFORMATION (continued)






READ MODE (R/W = 1)

- A. C_L includes probe and jig capacitance.
- B. t_{pv} is measured from $0.7 \times V_{CC}$ on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r/t_f \leq 30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 13. P-Port Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r/t_f \leq 30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.


Figure 14. Reset Load Circuits and Voltage Waveforms



SCPS130D-AUGUST 2005-REVISED MARCH 2007

APPLICATION INFORMATION

Figure 15 shows an application in which the PCA9539 can be used.



- A. Device address is configured as 1110100 for this example.
- B. P00, P02, and P03 are configured as outputs.
- C. P01 and P04 to P17 are configured as inputs.
- D. Pin numbers shown are for DB, DBQ, DGV, DW, and PW packages.

Figure 15. Typical Application

APPLICATION INFORMATION (continued)

Minimizing I_{cc} When I/O Is Used to Control LED

When an I/O is used to control an LED, normally it is connected to V_{CC} through a resistor (see Figure 15). Because the LED acts as a diode, when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC} . The ΔI_{CC} parameter in Electrical Characteristics shows how I_{CC} increases as V_{IN} becomes lower than V_{CC} . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to V_{CC} , when the LED is off, to minimize current consumption.

Figure 16 shows a high-value resistor in parallel with the LED. Figure 17 shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{CC} at or above V_{CC} and prevent additional supply-current consumption when the LED is off.




Figure 16. High-Value Resistor in Parallel With LED




Figure 17. Device Supplied by Lower Voltage

28-May-2007

PACKAGING INFORMATION

TEXAS RUMENTS

www.ti.com

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
PCA9539DB	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539DBG4	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539DBQR	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
PCA9539DBQRG4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
PCA9539DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539DBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539DGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539DGVRG4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539PWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539PWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539PWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539PWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9539RGER	ACTIVE	QFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
PCA9539RGERG4	ACTIVE	QFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
PCA9539RHLR	PREVIEW	QFN	RHL	24	1000	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check



http://www.ti.com/product content for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL BOX INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9539DBQR	DBQ	24	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
PCA9539DBR	DB	24	SITE 41	330	16	8.2	8.8	2.5	12	16	Q1
PCA9539DGVR	DGV	24	SITE 41	330	12	7.0	5.6	1.6	8	12	Q1
PCA9539DWR	DW	24	SITE 60	330	24	10.75	15.7	2.7	12	24	Q1
PCA9539PWR	PW	24	SITE 41	330	16	6.95	8.3	1.6	8	16	Q1
PCA9539RGER	RGE	24	SITE 41	330	12	4.3	4.3	1.5	8	12	Q2




PACKAGE MATERIALS INFORMATION

4-Oct-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
PCA9539DBQR	DBQ	24	SITE 41	346.0	346.0	33.0
PCA9539DBR	DB	24	SITE 41	346.0	346.0	33.0
PCA9539DGVR	DGV	24	SITE 41	346.0	346.0	29.0
PCA9539DWR	DW	24	SITE 60	346.0	346.0	41.0
PCA9539PWR	PW	24	SITE 41	346.0	346.0	33.0
PCA9539RGER	RGE	24	SITE 41	346.0	346.0	29.0



PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



PLASTIC QUAD FLATPACK




Β. This drawing is subject to change without notice.

QFN (Quad Flatpack No-Lead) package configuration. C.

 \triangle The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. JEDEC MO-241 package registration pending.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated