



ST7565S

65 x 132 Dot Matrix LCD Controller/Driver

FEATURES

- Direct display of RAM data through the display data RAM.
- RAM capacity: 65 x 132 = 8580 bits
- Display duty selectable by select pin
- 1/65 duty : 65 common x 132 segment
 - 1/49 duty: 49 common x 132 segment 1/33 duty: 33 common x 132 segment
 - 1/55 duty: 55 common x 132 segment
 - 1/53 duty: 53 common x 132 segment
- High-speed 8-bit MPU interface (The chip can be connected directly to the both the 80x86 series MPUs and the 68000 series MPUs)
- /Serial interfaces are supported.
 - Abundant command functions
 Display data Read/Write, display ON/OFF, Normal/
 Reverse display mode, page address set, display start
 line set, column address set, status read, display all
 points ON/OFF, LCD bias set, electronic volume,
 read/modify/write, segment driver direction select,
 power saver, static indicator, common output status
 select, V5 voltage regulation internal resistor ratio set.
- Static drive circuit equipped internally for indicators.
 (1 system, with variable flashing speed.)
- Low-power liquid crystal display power supply circuit equipped internally.
 - Booster circuit (with Boost ratios of 2X/3X/4X/5X/6X, where the step-up voltage reference power

- supply can be input externally).
- High-accuracy voltage adjustment circuit (Thermal gradient –0.05%/°C) V5 voltage regulator resistors equipped internally, V1 to V4 voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.
- CR oscillator circuit equipped internally (external clock can also be input)
- Extremely low power consumption Operating power when the built-in power supply is used (an example) 60uA (VDD – VSS = VDD – VSS2 = 3.0 V, Quad voltage, V5 – VDD = – 11.0 V).
 - Conditions: When displays pattern OFF and the normal mode is selected.
- Power supply operate on the low 2.1 voltage Logic power supply VDD Vss = 2.1V to 3.3 V Boost reference voltage: VDD Vss2 = 1.8V to 3.3V Booster maximum voltage limited VOUT= -13V Liquid crystal drive power supply: VDD V5 = 4.0V to 13.0 V
- Wide range of operating temperatures: –40 to 85°C
- CMOS process
- Shipping forms include bare chip and TCP.
- These chips not designed for resistance to light or resistance to radiation.

GENERAL DESCRIPTION

The ST7565S is a single-chip dot matrix LCD drivers that can be connected directly to a microprocessor bus. 8-bit parallel or serial display data sent from the microprocessor is stored in the internal display data RAM and the chip generates a LCD drive signal independent of the microprocessor. Because the chips in the ST7565S contain 65x132 bits of display data RAM and there is a 1-to-1 correspondence between the LCD panel pixels and the internal RAM bits, these chips enable displays with a high degree of freedom. The ST7565S chips contain 65 common output circuits and 132 segment output circuits, so that a single chip can drive a 65x132 dot display (capable of displaying 8 columnsx4 rows

of a 16x16 dot kanji font).

Moreover, the capacity of the display can be extended through the use of master/slave structures between chips. The chips are able to minimize power consumption because no external operating clock is necessary for the display data RAM read/write operation. Furthermore, because each chip is equipped internally with a low-power LCD driver power supply, resistors for LCD driver power voltage adjustment and a display clock CR oscillator circuit, the ST7565S can be used to create the lowest power display system with the fewest components for high-performance portable devices.

PART NO.	PART NO. VRS temperature gradient		
ST7565S	-0.05%/°C	-2.1V ±0.06V	

ST7565S Pad Arrangement

Chip Size: 9,336 μ m x 1,000 μ m


Bump Pitch: 58 μ m(Min.)

Bump Size: PAD No. 001~012 40 μ m x 90 μ m PAD No. 013~102 56 μ m x 60 μ m

PAD No. 103~114 40 μ m x 90 μ m PAD No. 115 102 μ m x 37.5 μ m PAD No. 116~128 90 μ m x 40 μ m PAD No. 129~276 40 μ m x 90 μ m 90 μ m x 40 μ m PAD No. 277~289

102 μ m x 37.5 μ m PAD No. 290

Bump Height: 18 μ m(Typ) Chip Thickness: 660 μ m



THE DIFFERENCE WITH SED1565:

- VOUT maximum -13V
- ST7565S Temperature gradient = -0.05%/°C
- Logic power supply VDD – VSS = 2.1V to 3.3 V
- Add new booster ratio 5 times and 6 times

Use select pin to defin display duty as following table

SEL 3, 2, 1	DUTY	BIAS
0,0,0	1/65	1/9 or 1/7
0,0,1	1/49	1/8 or 1/6
0,1,0	1/33	1/6 or 1/5
0,1,1	1/55	1/8 or 1/6
1,0,0	1/53	1/8 or 1/6
1, X,X		

Pad Center Coordinates

Units: μm

DAD			
PAD No.	PIN Name	Х	Υ
1	COM[53]	4241	374
2	COM[54]	4183	374
3	COM[55]	4125	374
4	COM[56]	4067	374
5	COM[57]	4009	374
6	COM[58]	3951	374
7	COM[59]	3893	374
8	COM[60]	3835	374
9	COM[61]	3777	374
10	COM[62]	3719	374
11	COM[63]	3661	374
12	COMS1	3603	374
13	FRS	3443	389
14	FR	3369	389
15	CL	3295	389
16	/DOF	3221	389
17	VSS	3147	389
18	/CS1	3073	389
19	CS2	2999	389
20	VDD	2925	389
21	/RES	2851	389
22	A0	2777	389
23	VSS	2703	389
24	WR(R/W)	2629	389
25	RD(E)	2555	389
26	VDD	2481	389
27	D0	2407	389
28	D1	2333	389
29	D2	2259	389
30	D3	2185	389
31	D4	2111	389
32	D5	2037	389
33	D6	1963	389
34	D7	1889	389
35	VDD	1815	389
36	VDD	1741	389
37	VDD	1667	389
38	VSS	1593	389
39	VSS	1519	389
40	VSS2	1445	389
41	VSS2	1371	389
42	VOUT	1297	389
43	VOUT	1223	389
44	CAP5-	1149	389
45	CAP5-	1075	389
46	CAP1+	1001	389
47	CAP1+	927	389
		l	

		I	
PAD No.	PIN Name	Х	Υ
48	CAP3-	853	389
49	CAP3-	779	389
50	CAP1+	705	389
51	CAP1+	631	389
52	CAP1-	557	389
53	CAP1-	483	389
54	CAP2-	409	389
55	CAP2-	335	389
56	CAP2+	261	389
57	CAP2+	187	389
58	CAP4-	113	389
59	CAP4-	39	389
60	VSS	-35	389
61	VSS	-109	389
62	VRS	-183	389
63	VRS	-257	389
64	VDD	-331	389
65	VDD	-405	389
66	V1	-479	389
67	V1	-553	389
68	V2	-627	389
69	V2 V2	-701	389
	V2 V3	-775	389
70 71	V3	-849	389
	V3 V4	-923	389
72		1	-
73	V4	-997 1071	389
74	V5	-1071	389
75	V5	-1145	389
76	VR	-1219	389
77	VR	-1293	389
78	VDD	-1367	389
79	VDD	-1441	389
80	TEST0	-1515	389
81	TEST1	-1589	389
82	TEST2	-1663	389
83	TEST3	-1737	389
84	TEST4	-1811	389
85	TEST5	-1885	389
86	VDD	-1959	389
87	M/S	-2033	389
88	CLS	-2107	389
89	VSS	-2181	389
90	C86	-2255	389
91	P/S	-2329	389
92	VDD	-2403	389
93	/HPM	-2477	389
94	VSS	-2551	389

ST7565S


:	0000		
PAD No.	PIN Name	Х	Υ
95	IRS	-2625	389
96	VDD	-2699	389
97	SEL1	-2773	389
98	VSS	-2847	389
99	SEL2	-2921	389
100	VDD	-2995	389
101	SEL3	-3069	389
102	VSS	-3143	389
			374
103	COM[31]	-3606	
104	COM[30]	-3664	374
105	COM[29]	-3722	374
106	COM[28]	-3780	374
107	COM[27]	-3838	374
108	COM[26]	-3896	374
109	COM[25]	-3954	374
110	COM[24]	-4012	374
111	COM[23]	-4070	374
112	COM[22]	-4128	374
113	COM[21]	-4186	374
114	COM[20]	-4244	374
115	(NC)	-4542	404
116	COM[19]	-4542	351
117	COM[18]	-4542	293
118	COM[17]	-4542	235
119	COM[16]	-4542	177
120	COM[15]	-4542	119
121	COM[14]	-4542	61
122	COM[14]	-4542 -4542	3
123		-4542 -4542	-55
123	COM[12]	-4542 -4542	-113
	COM[11]		-113
125	COM[10]	-4542	
126	COM[9]	-4542	-229
127	COM[8]	-4542	-287
128	COM[7]	-4542	-345
129	COM[6]	-4267	-374
130	COM[5]	-4209	-374
131	COM[4]	-4151	-374
132	COM[3]	-4093	-374
133	COM[2]	-4035	-374
134	COM[1]	-3977	-374
135	COM[0]	-3919	-374
136	COMS2	-3861	-374
137	SEG[0]	-3803	-374
138	SEG[1]	-3745	-374
139	SEG[2]	-3687	-374
140	SEG[3]	-3629	-374
141	SEG[4]	-3571	-374
142	SEG[5]	-3513	-374
143	SEG[6]	-3455	-374
144	SEG[7]	-3397	-374
145	SEG[8]	-3339	-374
			-374
146	SEG[9]	-3281	-514

ST7565S

PAD No.	PIN Name	Х	Y
199	SEG[62]	-207	-374
200	SEG[63]	-149	-374
201	SEG[64]	-91	-374
202	SEG[65]	-33	-374
203	SEG[66]	25	-374
204	SEG[67]	83	-374
205	SEG[68]	141	-374
206	SEG[69]	199	-374
207	SEG[70]	257	-374
208	SEG[71]	315	-374
209	SEG[72]	373	-374
210	SEG[73]	431	-374
211	SEG[74]	489	-374
212	SEG[75]	547	-374
213	SEG[76]	605	-374
214	SEG[77]	663	-374
215	SEG[78]	721	-374
216	SEG[79]	779	-374
217	SEG[80]	837	-374
218	SEG[81]	895	-374
219	SEG[82]	953	-374
220	SEG[83]	1011	-374
221	SEG[84]	1069	-374
222	SEG[85]	1127	-374
223	SEG[86]	1185	-374
224	SEG[87]	1243	-374
225	SEG[88]	1301	-374
226	SEG[89]	1359	-374
227	SEG[90]	1417	-374
228	SEG[91]	1475	-374
229	SEG[92]	1533	-374
230	SEG[93]	1591	-374
231	SEG[94]	1649	-374
232	SEG[95]	1707	-374
233	SEG[96]	1765	-374
234	SEG[97]	1823	-374
235	SEG[98]	1881	-374
236	SEG[99]	1939	-374
237	SEG[100]	1997	-374
238	SEG[101]	2055	-374
239	SEG[102]	2113	-374
240	SEG[103]	2171	-374
241	SEG[104]	2229	-374
242	SEG[105]	2287	-374
243	SEG[106]	2345	-374
244	SEG[107]	2403	-374
245	SEG[108]	2461	-374

PAD No.	PIN Name	Х	Υ
246	SEG[109]	2519	-374
247	SEG[110]	2577	-374
248	SEG[111]	2635	-374
249	SEG[112]	2693	-374
250	SEG[113]	2751	-374
251	SEG[114]	2809	-374
252	SEG[115]	2867	-374
253	SEG[116]	2925	-374
254	SEG[117]	2983	-374
255	SEG[118]	3041	-374
256	SEG[119]	3099	-374
257	SEG[120]	3157	-374
258	SEG[121]	3215	-374
259	SEG[122]	3273	-374
260	SEG[123]	3331	-374
261	SEG[124]	3389	-374
262	SEG[125]	3447	-374
263	SEG[126]	3505	-374
264	SEG[127]	3563	-374
265	SEG[128]	3621	-374
266	SEG[129]	3679	-374
267	SEG[130]	3737	-374
268	SEG[131]	3795	-374
269	COM[32]	3853	-374
270	COM[33]	3911	-374
271	COM[34]	3969	-374
272	COM[35]	4027	-374
273	COM[36]	4085	-374
274	COM[37]	4143	-374
275	COM[38]	4201	-374
276	COM[39]	4259	-374
277	COM[40]	4542	-345
278	COM[41]	4542	-287
279	COM[42]	4542	-229
280	COM[43]	4542	-171
281	COM[44]	4542	-113
282	COM[45]	4542	-55
283	COM[46]	4542	3
284	COM[47]	4542	61
285	COM[48]	4542	119
286	COM[49]	4542	177
287	COM[50]	4542	235
288	COM[51]	4542	293
289	COM[52]	4542	351
290	(NC)	4542	404

BLOCK DIAGRAM



ST7565S PIN DESCRIPTIONS

Power Supply Pins

Pin Name	I/O	Function	No. of Pins
VDD	Power Supply	Shared with the MPU power supply terminal Vcc.	13
VSS	Power Supply	This is a 0V terminal connected to the system GND.	10
VSS2	Power Supply	This is the reference power supply for the step-up voltage circuit for the liquid crystal drive.	2
VRS	Power Supply	This is the internal-output VREG power supply for the LCD power supply voltage regulator.	2
V1, V2, V3, V4, V5	Power Supply	This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below. $ \text{VDD} \ (= \text{V0}) \ge \text{V1} \ge \text{V2} \ge \text{V3} \ge \text{V4} \ge \text{V5} $ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command.	

LCD Power Supply Pins

Pin Name	I/O	Function	No. of Pins
CAP1+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal.	4
CAP1-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
CAP2+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal.	2
CAP2-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.	2
CAP3-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
CAP4-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.	2
CAP5-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
VOUT	0	DC/DC voltage converter. Connect a capacitor between this terminal and VSS.	2
VR	I	Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. IRS = "L": the V5 voltage regulator internal resistors are not used. IRS = "H": the V5 voltage regulator internal resistors are used.	2

System Bus Connection Pins

Pin Name	I/O		Function						
D5 to D0 D6 (SCL) D7 (SI)	I/O	This is an 8 standard M When the 5 D7 : serial D0 to D5 a When the	8						
A0	I	This is con and it dete A0 = "H": I	nect to the least sign mines whether the o dicates that D0 to D dicates that D0 to D	nificant bit of t data bits are o 07 are display	the normal MF data or a com data.	PU address bus	1		
RES	I		is set to "L," the set operation is performe		_		1		
CS1 CS2	I		chip select signal. W becomes active, an				2		
RD (E)	I	(E) This pin ST7565S s • When con	 When connected to an 8080 MPU, this is active LOW. (E) This pin is connected to the RD signal of the 8080 MPU, and the ST7565S series data bus is in an output status when this signal is "L". When connected to a 6800 Series MPU, this is active HIGH. This is the 6800 Series MPU enable clock input terminal. 						
W <u>R</u> (R/W)	I	(R/W) This the data bu • When contains is the When R/W	• When connected to an 8080 MPU, this is active LOW. (R/W) This terminal connects to the 8080 MPU WR signal. The signals on the data bus are latched at the rising edge of the WR signal. • When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When R/W = "H": Read. When R/W = "L": Write.						
C86	I	C86 = "H":	This is the MPU interface switch terminal. C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 MPU interface.						
		P/S = "H": P/S = "L": \$	This is the parallel data input/serial data input switch terminal. P/S = "H": Parallel data input. P/S = "L": Serial data input. The following applies depending on the P/S status: P/S Data/Command Data Read/Write Serial Clock						
P/S	I	"H"	"H" A0 D0 to D7 RD, WR X						
		"L"							
		RD (E) and	Nhen P/S = "L", D0 to D5 may be "H", "L" or Open. RD (E) and WR (R/W) are fixed to either "H" or "L". With serial data input, It is impossible read data from RAM.						

Pin Name	I/O	Function	No. of Pins
CLS	I	Terminal to select whether or enable or disable the display clock internal oscillator circuit. CLS = "H": used Internal oscillator circuit. CLS = "L": used external clock input .(internal oscillator is disable) When CLS = "L", input the display clock through the CL terminal.	1
M/S	I	This pin set to VDD	1
CL	I/O	This is the display clock input terminal The following is true depending on the M/S and CLS status. M/S CLS CL "H" "H" Output	1
		"L" "H" Input "L" "L" Input	
FR	0	This is the liquid crystal alternating current signal terminal.	1
/DOF	0	This is the LCD blanking control terminal.	1
FRS	0	This is the output terminal for the static drive. This terminal is only enabled when the static indicator display is ON and is used in conjunction with the FR terminal.	1
IRS	-	This terminal selects the resistors for the V5 voltage level adjustment. IRS = "H": Use the internal resistors IRS = "L": Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal	1
HPM	I	This is the power control terminal for the power supply circuit for liquid crystal drive. HPM = "H": Normal mode HPM = "L": High power mode	1
		These pins are DUTY selection.	
		SEL 3 , 2 , 1 DUTY BIAS	
		0 , 0 , 0 1/65 1/9 or 1/7 0 , 0 , 1 1/49 1/8 or 1/6	
SEL3 SEL2	ı	0 , 1 , 0 1/33 1/6 or 1/5	3
SEL1	, i	0 , 1 , 1 1/55 1/8 or 1/6	
		1,0,0 1/53 1/8 or 1/6	
		1, X, X	
TEST0 ~ 5	I	These are terminals for IC testing . They are set to open .	6

Pin Name	I/O			Functi	on			No. of Pins						
			display	ment drive outpu RAM and with the V5.										
				Out	put Volta	ge]							
SEG0		RAM DATA	A FR	Normal Displ	ay Rev	erse Display	=							
to	Ο	Н	Н	VDD		V2	-	132						
SEG131		Н	L	V5		V3	1							
		L	Н	V2		VDD								
		L	L	V3		V5								
		Power save	e —		VDD									
		These are the I	_CD con	nmon drive outpu	ts.									
		Part No.		СОМ	TOTAL	1								
	0						ST7565S	CC	0M0 ~ COM63	64				
				ST7566S		0M0 ~ COM47	48							
			ST7567S	+	0M0 ~ COM31	32	1							
		ST7568S		0M0 ~ COM53	54	=								
		ST7569S		0M0 ~ COM51	52	=								
COM0		Through a com	bination	of the contents of	f the scar	i n data and wit	h the FR							
to COMn	U			selected from VD										
		Scan Data	FR	Output Voltage	,									
		Н	Н	V5										
		Н	L	VDD										
	L H L L Power save —							L	Н	V1				
		V4												
		Power save	_	VDD										
		These are the	COM our	tout terminals for	the indica	itor Both term	inals output							
COMS	0	the same signa	These are the COM output terminals for the indicator. Both terminals output he same signal. Leave these open if they are not used.					2						

DESCRIPTION OF FUNCTIONS

The MPU Interface

Selecting the Interface Type

With the ST7565S chips, data transfers are done through an 8-bit parallel data bus (D7 to D0) or through a serial data input (SI). Through selecting the P/S terminal polarity to the

"H" or "L" it is possible to select either parallel data input or serial data input as shown in Table 1.

Table 1

P/S	CS1	CS2	Α0	RD	WR	C86	D7	D6	D5~D0
H: Parallel Input	CS1	CS2	A0	RD	WR	C86	D7	D6	D5~D0
L: Serial Input	CS1	CS2	A0	_	_	_	SI	SCL	(HZ)

[&]quot;—" indicates fixed to either "H" or to "L"

The Parallel Interface

When the parallel interface has been selected (P/S ="H"), then it is possible to connect directly to either an

8080-system MPU or a 6800 Series MPU (shown in Table 2) by selecting the C86 terminal to either "H" or to "L".

Table 2

C86 (P/S=H)	CS1	CS2	Α0	RD	WR	D7~D0
H: 6800 Series	CS1	CS2	A0	Е	R/W	D7~D0
L: 8080 Series	CS1	CS2	A0		WR	D7~D0

Moreover, data bus signals are recognized by a combination of A0, RD (E), \overline{WR} (R/ \overline{W}) signals, as shown in Table 3.

Table 3

Shared	6800 Series	8080	Series	-
Α0	R/W	— RD	WR	Function
1	1	0	1	Reads the display data
1	0	1	0	Writes the display data
0	1	0	1	Status read
0	0	1	0	Write control data (command)

The Serial Interface

When the serial interface has been selected (P/S = "L") then when the chip is in active state (CS1 = "L" and CS2 = "H") the serial data input (SI) and the serial clock input (SCL) can be received. The serial data is read from the serial data input pin in the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge of the eighth serial clock for the processing.

The A0 input is used to determine whether or the serial data input is display data or command data; when A0 = "H", the data is display data, and when A0 = "L" then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active. Figure 1 is a serial interface signal chart.




Figure 1

- * When the chip is not active, the shift registers and the counter are reset to their initial states.
- * Reading is not possible while in serial interface mode.
- * Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.

The Chip Select

The ST7565S have two chip select terminals: $\overline{CS}1$ and CS2. The MPU interface or the serial interface is enabled only when CS1 = "L" and CS2 = "H".

When the chip select is inactive, D0 to D7 enter a high impedance state, and the A0, RD, and WR inputs are inactive. When the serial interface is selected, the shift register and the counter are reset.

The Accessing the Display Data RAM and the Internal Registers

Data transfer at a higher speed is ensured since the MPU is required to satisfy the cycle time (tcYc) requirement alone in accessing the ST7565S. Wait time may not be considered. And, in the ST7565S, each time data is sent from the MPU, a type of pipeline process between LSIs is performed through the bus holder attached to the internal data bus. Internal data bus.

For example, when the MPU writes data to the display data RAM, once the data is stored in the bus holder, then it is written to the display data RAM before the next data write cycle. Moreover, when the MPU reads the display data RAM,

the first data read cycle (dummy) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle.


There is a certain restriction in the read sequence of the display data RAM. Please be advised that data of the specified address is not generated by the read instruction issued immediately after the address setup. This data is generated in data read of the second time. Thus, a dummy read is required whenever the address setup or write cycle operation is conducted.


This relationship is shown in Figure 2.

The Busy Flag

When the busy flag is "1" it indicates that the ST7565S is running internal processes, and at this time no command aside from a status read will be received. The busy flag is outputted to D7 pin with the read instruction. If the cycle time

(tcyc) is maintained, it is not necessary to check for this flag before each command. This makes vast improvements in MPU processing capabilities possible.





Display Data RAM

The display data RAM stores the dot data for the LCD. It has a 65 (8 page x 8 bit +1) x 132 bit structure.


as is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD display common direction, there are few constraints at the time of display data transfer when multiple ST7565S are used, thus and display structures can be created easily and with a high degree of

D0	0	1	1	1	0
D1	1	0	0	0	0
D2	0	0	0	0	0
D3	0	1	1	1	0
D4	1	0	0	0	 0
-					

Display data RAM

freedom.

Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).



Liquid crystal display

Figure 3

The Page Address Circuit

Page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access. Page address 8 (D3, D2, D1, D0 = 1, 0, 0, 0) is a special RAM for icons, and only display data D0 is used. (see Figure 4)

The Column Addresses

The display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the incrementation of column addresses stops with 83H. Because the column address is independent of the page address, when moving, for example, from page 0 column 83H to page 1 column 00H,

it is necessary to respecify both the page address and the column address.

Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized. As is shown in Figure 4,

Table 4


SEG Output ADC	SEG0		SEG 131
(D0) "0"	0 (H)	ightarrow Column Address $ ightarrow$	83 (H)
(D0) "1"	83 (H)	\leftarrow Column Address \leftarrow	0 (H)

The Line Address Circuit

The line address circuit, as shown in Table 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COM0 output when the common output mode is normal, and the COM63 output

for ST7565S , the detail is shown page.11 The display area is a 65 line area for the ST7565S.

If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. can be performed.



The Display Data Latch Circuit

The display data latch circuit is a latch that temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM.

Because the display normal/reverse status, display ON/OFF

status, and display all points ON/OFF commands control only the data within the latch, they do not change the data within the display data RAM itself.

The Oscillator Circuit

This is a CR-type oscillator that produces the display clock. The oscillator circuit is only enabled when M/S= "H" and CLS = "H".

When CLS = "L" the oscillation stops, and the external clock is input through the CL terminal.

Display Timing Generator Circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit using the display clock. The display data is latched into the display data latch circuit synchronized with the display clock, and is output to the data driver output terminal. Reading to the display data liquid crystal driver circuits is completely independent of accesses to the display data RAM by the MPU. Consequently, even if the display data

RAM is accessed asynchronously during liquid crystal display, there is absolutely no adverse effect (such as flickering) on the display.

Moreover, the display timing generator circuit generates the common timing and the liquid crystal alternating current signal (FR) from the display clock. It generates a drive wave form using a 2 frame alternating current drive method, as is shown in Figure 5, for the liquid crystal drive circuit.

Two-frame alternating current drive waveform




Figure 5

The Common Output Status Select Circuit

In the ST7565S chips, the COM output scan direction can be selected by the common output status select command.

(See Table 6.) Consequently, the constraints in IC layout at the time of LCD module assembly can be minimized.

Table 6

Status		C	OM Scan Directio	n	
Status	1/65 DUTY	1/49 DUTY	1/33 DUTY	1/55 DUTY	1/53 DUTY
Normal	COM0 → COM63	COM0 → COM47	COM0 → COM31	COM0 → COM53	COM0 → COM51
Reverse	COM63 → COM0	COM47 → COM0	COM31 → COM0	COM53 → COM0	COM51 → COM0


Duty	Com		Common output pins							
Duty	dir	com[0:15]	com[16:23]	com[24:26]	com[27:36]	com[37:39]	com[40:47]	com[48:63]	coms	
1/65	0		com[0:63]							
1/03	1				com[63:0]				coms	
1/49	0	com[0:23]				com[2	24:47]	coms	
1/49	1	com[4	47:24]				com	[23:0]	coms	
1/33	0	com[0:15]	m[0:15]					com[16:31]	coms	
1/33	1	com[31:16]	n[31:16] com					com[15:0]	coms	
1/55	0		com[0:26]				com[27:53]		coms	
1/55	1		com[53:27]		com[26:0]				coms	
1/53	0		com[0:25]		com[26:51]				coms	
1/53	1		com[51:26]			com[25:0]			coms	

The LCD Driver Circuits

These are a 197-channel, that generate four voltage levels for driving the LCD . The combination of the display data, the COM scan signal, and the FR signal produces the liquid

crystal drive voltage output.

Figure 6 shows examples of the SEG and COM output wave form.



2000/10/22

The Power Supply Circuits

The power supply circuits are low-power consumption power supply circuits that generate the voltage levels required for the LCD drivers. They are Booster circuits, voltage regulator circuits, and voltage follower circuits. They are only enabled in master operation. The power supply circuits can turn the Booster circuits, the voltage regulator circuits, and the

voltage follower circuits ON or OFF independently through the use of the Power Control Set command. Consequently, it is possible to make an external power supply and the internal power supply function somewhat in parallel. Table 7 shows the Power Control Set Command 3-bit data control function, and Table 8 shows reference combinations.

Table 7

bit	function Star				
D2 D1 D0	Booster circuit control bit Voltage regulator circuit control bit (V/R circuit) Voltage follower circuit control bit (V/F circuit)	ON ON ON	OFF OFF		

The Control Details of Each Bit of the Power Control Set Command

Table 8

Use Settings	D2	D1	D0			Voltage follower	External voltage input	Step-up voltage
Only the internal power supply is used	1	1	1	ON	ON	ON	Vss2	Used
Only the voltage regulator circuit and the voltage follower circuit are used	0	1	1	OFF	ON	ON	Vout, Vss2	Open
Only the V/F circuit is used	0	0	1	OFF	OFF	ON	V5, Vss2	Open
Only the external power supply is used	0	0	0	OFF	OFF	OFF	V1 to V5	Open

Reference Combinations

- * The "step-up system terminals" refer CAP1+, CAP1-, CAP2+, CAP2-, and CAP3-.
- * While other combinations, not shown above, are also possible, these combinations are not recommended because they have no practical use.

The Step-up Voltage Circuits

Using the step-up voltage circuits equipped within the ST7565S chips it is possible to product a 2X,3X,4X,5X or 6X step-up of the VDD – VSS2 voltage levels.

6X step-up:Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2-, between

CAP1+ and CAP3-, between CAP2+ and CAP4-, between CAP1+ and CAP5-, and between Vss2 and VouT, to produce a voltage level in the negative direction at the VouT terminal that is 6 times the voltage level between VDD and Vss2.

5X step-up:Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP1+ and CAP3-, between CAP2+ and CAP4-, and between Vss2 and vouT, to produce a voltage level in the negative direction at the VOUT terminal that is 5 times the voltage level between VDD and Vss2.

4X step-up: Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP1+ and CAP3-, and between Vss2 and VouT, to produce a voltage level in the negative direction at the VOUT terminal that is 4 times the voltage level between VDD and Vss2.

3X step-up: Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2- and between Vss2 and VouT, and short between CAP3- and vouT to produce avoltage level in the negative direction at the VouT terminal that is 3 times the voltage difference between VDD and Vss2.

2X step-up: Connect capacitor C1 between CAP1+ and CAP1-, and between Vss2 and Vout, leave CAP2+ open, and short between CAP2-, CAP3- and Vout to produce a voltage in the negative direction at the VOUT terminal that Is twice the voltage between VDD and Vss2.

The step-up voltage relationships are shown in Figure 7.




Figure 7

^{*} The VSS2 voltage range must be set so that the VOUT terminal voltage does not exceed the absolute maximum rated value.

The Voltage Regulator Circuit

The step-up voltage generated at VOUT outputs the LCD driver voltage V5 through the voltage regulator circuit. Because the ST7565S chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume

function and internal resistors for the V5 voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components. (VREG thermal gradients approximate -0.05%/ $^{\circ}$ C)

(A) When the V5 Voltage Regulator Internal Resistors Are Used

Through the use of the V5 voltage regulator internal resistors and the electronic volume function the liquid crystal power supply voltage V5 can be controlled by commands alone (without adding any external resistors), making it possible to

adjust the liquid crystal display brightness. The V_5 voltage can be calculated using equation A-1 over the range where $|V_5| < |V_0 |$.

$$V_{5} = \left(1 + \frac{Rb}{Ra}\right) \bullet V_{EV}$$

$$= \left(1 + \frac{Rb}{Ra}\right) \bullet \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}$$

$$\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}\right]$$




Figure 8

VREG is the IC-internal fixed voltage supply, and its voltage at Ta = 25°C is as shown in Table 9.

Table 9

Part no.	Equipment Type	Thermal Gradient	VREG
ST7565S	Internal Power Supply	−0.05 %/°C	-2.1V

 α is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume register. Table 10 shows the value for α depending on the electronic volume register settings.

Rb/Ra is the V5 voltage regulator internal resistor ratio, and can be set to 8 different levels through the V5 voltage regulator internal resistor ratio set command. The (1 + Rb/Ra) ratio assumes the values shown in Table 11 depending on the 3-bit data settings in the V5 voltage regulator internal resistor ratio register.

Table 10


D5	D4	D3	D2	D1	D0	α
0	0	0	0	0	0	63
0	0	0	0	0	1	62
0	0	0	0	1	0	61
						:
						:
1	1	1	1	0	1	2
1	1	1	1	1	0	1
1	1	1	1	1	1	0

V5 voltage regulator internal resistance ratio register value and (1 + Rb/Ra) ratio (Reference value)

Table 11

R	egist	er	ST7565S
D2	D1	D0	(1) -0.05 %/°C
0	0	0	3.0
0	0	1	3.5
0	1	0	4.0
0	1	1	4.5
1	0	0	5.0
1	0	1	5.5
1	1	0	6.0
1	1	1	6.5

Figures 9, 10 show V₅ voltage measured by values of the internal resistance ratio resistor for V₅ voltage adjustment and electric volume resister for each temperature grade model.



Ta = 25 °C and booster off ,regulator,follower on , VOUT=-13V , VSS=-3V

Figure 9: (1) For ST7565S the Thermal Gradient = -0.05%/°C

The V5 voltage as a function of the V5 voltage regulator internal resistor ratio register and the electronic volume register.

Setup example: When selecting Ta = 25° C and V5 = -7V for an ST7565S on which Temperature gradient = -0.05%/°C. Using Figure 9 and the equation A-1, the following setup is enabled.

At this time, the variable range and the notch width of the V5 voltage is, as shown Table 13, as dependent on the electronic volume.

Table 12

Contents		I	Reg	iste	r	
Contents	D5	D4	D3	D2	D1	D0
For V ₅ voltage regulator	_	_	_	- 0	1	0
Electronic Volume	1	0	0	1	0	1

Table 13

V 5	Min	Тур	Max	Units
Variable Range	-8.4 (63 levels)	-6.8 (central value)	-5.1 (0 level)	[V]
Notch width		51		[mV]

(B) When an External Resistance is Used (The V5 Voltage Regulator Internal Resistors Are Not Used) (1)

The liquid crystal power supply voltage V5 can also be set without using the V5 voltage regulator internal resistors (IRS terminal = "L") by adding resistors Ra' and Rb' between VDD and VR, and between VR and V5, respectively. When this is done, the use of the electronic volume function makes it possible to adjust the brightness of the liquid crystal display


by controlling the liquid crystal power supply voltage V5 through commands.

In the range where \mid V5 \mid < \mid VOUT \mid , the V5 voltage can be calculated using equation B-1 based on the external resistances Ra' and Rb'.

$$V_{5} = \left(1 + \frac{Rb'}{Ra'}\right) \bullet V_{EV}$$

$$= \left(1 + \frac{Rb'}{Ra'}\right) \bullet \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}$$

$$\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}\right]$$



Setup example: When selecting Ta = 25°C and V5 = -7 V for ST7565S the temperature gradient = -0.05%°C. When the central value of the electron volume register is (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0), then α = 31 and VREG = -2.1V so, according to equation B-1,

$$V_5 = \left(1 + \frac{Rb'}{Ra'}\right) \bullet \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}$$

$$-7V = \left(1 + \frac{Rb'}{Ra'}\right) \bullet \left(1 - \frac{31}{162}\right) \bullet (-2.1)$$

Moreover, when the value of the current running through Ra' and Rb' is set to 5 uA,

$$R\alpha' + Rb' = 1.4M\Omega$$
 (Equation B-3)

Consequently, by equations B-2 and B-3,

$$\frac{Rb'}{Ra'} = 3.12$$

Ra' =
$$340k\Omega$$

Rb' =
$$1060 \text{k} \Omega$$

At this time, the V5 voltage variable range and notch width, based on the electron volume function, is as given in Table 14.

Table 14	ŀ
----------	---

		14610 11		
V ₅	Min	Тур	Max	Units
Variable Range Notch width	-8.6 (63 levels)	-7.0 (central value) 52	-5.3 (0 level)	[V] [mV]

(C) When External Resistors are Used (The V5 Voltage Regulator Internal Resistors Are Not Used) (2)

When the external resistor described above are used, adding a variable resistor as well makes it possible to perform fine adjustments on Ra' and Rb', to set the liquid crystal drive voltage V5. In this case, the use of the electronic volume function makes it possible to control the liquid crystal power supply voltage V5 by commands to adjust the liquid

crystal display brightness.

In the range where \mid V5 \mid < \mid VOUT \mid the V5 voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistor) and R3 settings, where R2 can be subjected to fine adjustments (\triangle R2).

$$V_{5} = \left(1 + \frac{R_{3} + R_{2} - \Delta R_{2}}{R_{1} + \Delta R_{2}}\right) \bullet V_{EV}$$

$$= \left(1 + \frac{R_{3} + R_{2} - \Delta R_{2}}{R_{1} + \Delta R_{2}}\right) \bullet \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}$$

$$\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}\right]$$




Figure 12

Setup example: When selecting Ta = 25° C and V₅ = -5 to -9 V (using R2) for an ST7565S the temperature gradient = -0.05%/°C.

When the central value for the electronic volume register is set at (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0), then α = 31 and VREG = -2.1 V so, according to equation C-1, when Δ R2 = 0 Ω , in order to make V5 = -9 V,

$$-9V = \left(1 + \frac{R3 + R2}{R1}\right) \bullet \left(1 - \frac{31}{162}\right) \bullet (-2.1)$$

When $\triangle R_2 = R_2$, in order to make V = -5 V,

$$-5V = \left(1 + \frac{R3}{R1 + R2}\right) \bullet \left(1 - \frac{31}{162}\right) \bullet (-2.1)$$

When the current flowing VDD and V5 is set to 5 uA,

 $R_1 + R_2 + R_3 = 1.4 M\Omega$ (Equation C-4) With this, according to equation C-2, C-3 and C-4,

$$R1 = 264k\Omega$$

$$R2 = 211k\Omega$$

$$R3 = 925k\Omega$$

The V₅ voltage variable range and notch width based on the electron volume function is as shown in Table 15.

Table 15

V 5	Min	Тур	Max	Units
Variable Range Notch width	-8.7 (63 levels)	–7.0 (central value) 53	-5.3 (0 level)	[V] [mV]
Notch width		53		Įmν

ST7565S

- * When the V5 voltage regulator internal resistors or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from Vout when the Booster circuit is OFF.
- * The VR terminal is enabled only when the V5 voltage regulator internal resistors are not used (i.e. the IRS terminal = "L"). When the V5 voltage regulator internal resistors are used (i.e. when the IRS terminal = "H"), then the VR terminal is left open.
- * Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.

The LCD Voltage Generator Circuit

The V₅ voltage is produced by a resistive voltage divider within the IC, and can be produced at the V₁, V₂, V₃, and V₄ voltage levels required for liquid crystal driving. Moreover,

when the voltage follower changes the impedance, it provides V1, V2, V3 and V4 to the liquid crystal drive circuit.

High Power Mode

The power supply circuit equipped in the ST7565S chips has very low power consumption (normal mode: HPM = "H"). However, for LCDs or panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the HPM terminal to "L" (high power mode) can improve the quality of the display. We

recommend that the display be checked on actual equipment to determine whether or not to use this mode. Moreover, if the improvement to the display is inadequate even after high power mode has been set, then it is necessary to add a liquid crystal drive power supply externally.


The Internal Power Supply Shutdown Command Sequence

The sequence shown in Figure 13 is recommended for shutting down the internal power supply, first placing the

power supply in power saver mode and then turning the power supply OFF.



The temperature grade of the Internal Power Supply for ST7565S (-0.05%/°C):




Reference Circuit Examples

Figure 15 shows reference circuit examples.


- 1. When used all of the step-up circuit, voltage regulating circuit and V/F circuit
- When the voltage regulator internal resistor is used.

(Example where Vss2 = Vss, with 4x step-up)



(2) When the voltage regulator internal resistor is not used.


(Example where Vss2 = Vss, with 4x step-up)




- 2. When the voltage regulator circuit and V/F circuit alone are used
- When the V5 voltage regulator internal resistor is not used.
 - IRS M/S Vss2 Vss Vss Vou External power supply CAP3-CAP4-CAP1+ CAP5-CAP1-CAP2+ CAP2-R3 ST7565S V5 R2 \$ Vr R1 \$ $^{V_{DD}}$ VDD C2 V1 C2 V2 C2|| V3 C2 V4 C2 V5


3. When the V/F circuit alone is used

(2) When the V₅ voltage regulator internal resistor is used.



4. When the built-in power is not used





5. When the built-in power circuit is used to drive a liquid crystal panel heavily loaded with AC or DC, it is recommended to connect an external resistor to stabilize potentials of V1, V2, V3 and V4 which are output from the

built-in voltage follower.

Examples of shared reference settings When V5 can vary between -8 and 12 V

		VDD,V0	
	R4 ≥ ≥ R4		
C2 ,		V1 V2 V3 V4	
D (R4 \$ \$ R4	V5	

Item	Set value	units
c1	1.0 to 4.7	uF
c2	0.1 to 4.7	uF

C1 and C2 are determined by the size of the LCD being driven

Reference set value R4: $100 \text{K}\Omega \sim 1 \text{M}\Omega$ It is recommended to set an optimum resistance value R4 taking the liquid

crystal display and the drive waveform.

Figure 15

- * 1. Because the VR terminal input impedance is high, use short leads and shielded lines.
- * 2. C1 and C2 are determined by the size of the LCD being driven. Select a value that will stabilize the liquid crystal drive voltage.

Example of the Process by which to Determine the Settings:

- Turn the voltage regulator circuit and voltage follower circuit ON and supply a voltage to VOUT from the outside.
- · Determine C2 by displaying an LCD pattern with a heavy load (such as horizontal stripes) and selecting a C2 that stabilizes the liquid crystal drive voltages (V1 to V5). Note that all C2 capacitors must have the same capacitance value.
- Next turn all the power supplies ON and determine C1.

The Reset Circuit

When the $\overline{\text{RES}}$ input comes to the "L" level, these LSIs return to the default state. Their default states are as follows:

- 1. Display OFF
- 2. Normal display
- 3. ADC select: Normal (ADC command D0 = "L")
- 4. Power control register: (D2, D1, D0) = (0, 0, 0)
- 5. Serial interface internal register data clear
- 6. LCD power supply bias rate:
 - 1/65 DUTY = 1/9 bias
 - 1/49, 1/55, 1/53 DUTY = 1/8 bias
 - 1/33 DUTY = 1/6 bias
- All-indicator lamps on OFF (All-indicator lamps ON/OFF command D0 = "L")
- 8. Power saving clear
- V5 voltage regulator internal resistors Ra and Rb separation
- Output conditions of SEG and COM terminals SEG=VDD, COM=VDD
- 11. Read modify write OFF
- 12. Static indicator OFF Static indicator register : (D1, D2) = (0, 0)
- 13. Display start line set to first line
- 14. Column address set to Address 0
- 15. Page address set to Page 0
- 16. Common output status normal
- 17. V5 voltage regulator internal resistor ratio set mode clear
- 18. Electronic volume register set mode clear Electronic volume register :
- (D5, D4, D3, D2, D1, D0) = (1, 0. 0, 0, 0, 0)
- 19. Test mode clear

On the other hand, when the reset command is used, the above default settings from 11 to 19 are only executed. When the power is turned on, the IC internal state becomes unstable, and it is necessary to initialize it using the RES terminal. After the initialization, each input terminal should be controlled normally.

Moreover, when the control signal from the MPU is in the high impedance, an overcurrent may flow to the IC. After applying a current, it is necessary to take proper measures to prevent the input terminal from getting into the high impedance state.

If the internal liquid crystal power supply circuit is not used on ST7565S, it is necessary that RES is "H" when the external liquid crystal power supply is turned on. This IC has the function to discharge V5 when RES is "L," and the external power supply short-circuits to VDD when RES is "L." While RES is "L," the oscillator and the display timing generator stop, and the CL, FR, FRS and DOF terminals are fixed to "H." The terminals D0 to D7 are not affected. The VDD level is output from the SEG and COM output terminals. This means that an internal resistor is connected between VDD and V5.

When the internal liquid crystal power supply circuit is not used on other models of ST7565S series, it is necessary that RES is "L" when the external liquid crystal power supply is turned on.

While RES is "L," the oscillator works but the display timing generator stops, and the CL, FR, FRS and DOF terminals are fixed to "H." The terminals D0 to D7 are not affected.

COMMANDS

The ST7565S identify the data bus signals by a combination of A0, \overline{RD} (E), $\overline{WR}(R\overline{W})$ signals. Command interpretation and execution does not depend on the external clock, but rather is performed through internal timing only, and thus the processing is fast enough that normally a busy check is not required.

In the 8080 MPU interface, commands are launched by inputting a low pulse to the RD terminal for reading, and inputting a low pulse to the WR terminal for writing. In the 6800 Series MPU interface, the interface is placed in a read mode when an "H" signal is input to the R/W terminal and placed in a write mode when a "L" signal is input to the R/W terminal and then the command is launched by inputting a high pulse to the E terminal. Consequently, the 6800 Series MPU interface is different than the 80x86 Series MPU interface in that in the explanation of commands and the display commands the status read and display data read RD (E) becomes "1(H)". In the explanations below the commands are explained using the 8080 Series MPU interface as the example.

When the serial interface is selected, the data is input in sequence starting with D7.

<Explanation of Commands>

Display ON/OFF

This command turns the display ON and OFF.

	E	R/W									
Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	1	1	1	1 0	Display ON Display OFF

When the display OFF command is executed when in the display all points ON mode, power saver mode is entered. See the section on the power saver for details.

Display Start Line Set

This command is used to specify the display start line address of the display data RAM shown in Figure 4. For further details see the explanation of this function in "The Line Address Circuit".

	E	R/W									
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Line address
0	1	0	0	1	0 0 0	0 0 0	0 0 0	0 0 0	0 0 1	0 1 0	0 1 2
					1 1	1 1	1	1 1	1 1	0 1	62 63

Page Address Set

This command specifies the page address corresponding to the low address when the MPU accesses the display data RAM (see Figure 4). Specifying the page address and column address enables to access a desired bit of the display data RAM. Changing the page address does not accompany a change in the status display.

	E	R/W									
A0	\overline{RD}	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0	Page address
0	1	0	1	0	1	1	0	0	0	0	0
							0	0	0	1	1
							0	0	1	0	2
								,			\downarrow
							0	1	1	1	7
							1	0	0	0	8

Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (the higher 4 bits and the lower 4 bits) when it is set (fundamentally, set continuously). Each time the display data RAM is accessed, the column address automatically increments (+1), making it possible for the MPU to continuously read from/write to the display data. The column address increment is topped at 83H. This does not change the page address continuously. See the function explanation in "The Column Address Circuit," for details.

	Α0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	A 7	A 6	A 5	A4	А3	A2	A 1	Α0	Column address
High bits $→$ Low bits $→$	0	1	0	0	0	0	1			A5 A1		0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 1	0 1 0	0 1 2
												1	0	0	0	↓ 0 0	0	1 1	0 1	↓ 130 131

Status Read

	E	R/W								
Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY	BUSY = 1: it indicates that either processing is occurring internally or a reset condition is in process. BUSY = 0: A new command can be accepted. if the cycle time can be satisfied, there is no need to check for BUSY conditions.
ADC	This shows the relationship between the column address and the segment driver. 0: Reverse (column address 131-n ↔ SEG n) 1: Normal (column address n ↔ SEG n) (The ADC command switches the polarity.)
ON/OFF	ON/OFF: indicates the display ON/OFF state. 0: Display ON 1: Display OFF (This display ON/OFF command switches the polarity.)
RESET	This indicates that the chip is in the process of initialization either because of a RES signal or because of a reset command. 0: Operating state 1: Reset in progress

Display Data Write

This command writes 8-bit data to the specified display data RAM address. Since the column address is automatically incremented by "1" after the write, the MPU can write the display data.

	E	R/W	
Α0	\overline{RD}	\overline{WR}	D7 D6 D5 D4 D3 D2 D1 D0
1	1	0	Write data

Display Data Read

This command reads 8-bit data from the specified display data RAM address. Since the column address is automatically incremented by "1" after the read, the CPU can continuously read multiple-word data. One dummy read is required immediately after the column address has been set. See the function explanation in "Display Data RAM" for the explanation of accessing the internal registers. When the serial interface is used, reading of the display data becomes unavailable.

	E	R/W	
Α0	RD	\overline{WR}	D7 D6 D5 D4 D3 D2 D1 D0
1	^	1	Read data

ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence between the display RAM data column address and the segment driver output. Thus, sequence of the segment driver output pins may be reversed by the command. See the column address circuit (page 1–20) for the detail. Increment of the column address (by "1") accompanying the reading or writing the display data is done according to the column address indicated in Figure 4.

	E	R/W									
Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	0	0	0 1	Normal Reverse

Display Normal/Reverse

This command can reverse the lit and unlit display without overwriting the contents of the display data RAM. When this is done the display data RAM contents are maintained.

Α0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	1	0	RAM Data "H" LCD ON voltage (normal) RAM Data "L" LCD ON voltage (reverse)

Display All Points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the display data RAM. The contents of the display data RAM are maintained when this is done. This command takes priority over the display normal/reverse command.

	E	R/W									
A0	RD	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	0	0 1	Normal display mode Display all points ON

When the display is in an OFF mode, executing the display all points ON command will place the display in power save mode. For details, see the Power Save section.

LCD Bias Set

This command selects the voltage bias ratio required for the liquid crystal display.

	E R/W							Select Status								
Α0	RD	$\overline{\mathrm{WR}}$		D7	D6	D5	D4	D3	D2	D1	D0	1/65duty	1/49duty	1/33duty	1/55duty	1/53duty
0	1		0	1	0	1	0	0	0	1	0	1/9 bias	1/8 bias	1/6 bias	1/8 bias	1/8 bias
	'		U								1	1/7 bias	1/6 bias	1/5 bias	1/6 bias	1/6 bias

Read/Modify/Write

This command is used paired with the "END" command. Once this command has been input, the display data read command does not change the column address, but only the display data write command increments (+1) the column address. This mode is maintained until the END command is input. When the END command is input, the column address returns to the address it was at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as when there is a blanking cursor.

	E	R/W								
A0	RD	WR	D/	D6	D5	D4	D3	D2	D1	D0

* Even in read/modify/write mode, other commands aside from display data read/write commands can also be used. However, the column address set command cannot be used.




Figure 24 Command Sequence For read modify write




Figure 25

End

This command releases the read/modify/write mode, and returns the column address to the address it was at when the mode was entered.

	E	R/W								
Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0

Reset

This command initializes the display start line, the column address, the page address, the common output mode, the V_5 voltage regulator internal resistor ratio, the electronic volume, and the static indicator are reset, and the read/modify/write mode and test mode are released. There is no impact on the display data RAM. See the function explanation in "Reset" for details. The reset operation is performed after the reset command is entered.

	E	R/W								
Α0	\overline{RD}	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

The initialization when the power supply is applied must be done through applying a reset signal to the /RES terminal. The reset command must not be used instead.

Common Output Mode Select

This command can select the scan direction of the COM output terminal. For details, see the function explanation in "Common Output Mode Select Circuit."

	E	E R/W D7 D6 D5 D4 D3 D2 D1 D0									Selected Mode								
Α	0 RD	\overline{WR}		D6	D5	D4	D3	D2	D1	DU	1/65duty	1/49duty	1/33duty	1/55duty	1/53duty				
0	1	0	1	1	0	0	0 1	*	*	*	 COM0→COM63 COM63→COM0								

^{*} Disabled bit

Power Controller Set

This command sets the power supply circuit functions. See the function explanation in "The Power Supply Circuit," for details

	E	R/W	D7	De	DE	D4	D2	Da	D4	D0	
A0	\overline{RD}	\overline{WR}	יט	De	סט	D4	DЗ	DΖ	וט	טט	Selected Mode
			0	0	1	0	1	0 1			Booster circuit: OFF Booster circuit: ON
0	1	0							0 1		Voltage regulator circuit: OFF Voltage regulator circuit: ON
										0	Voltage follower circuit: OFF Voltage follower circuit: ON

V5 Voltage Regulator Internal Resistor Ratio Set

This command sets the V5 voltage regulator internal resistor ratio. For details, see the function explanation is "The Voltage Regulator circuit" and table 11.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Rb/Ra Ratio
0	1	0	0	0	1	0	0	0 0 0	0 0 1	0 1 0	Small
	•	Ü						1 1	↓ 1 1	1 1	↓ Large

The Electronic Volume (Double Byte Command)

This command makes it possible to adjust the brightness of the liquid crystal display by controlling the LCD drive voltage V5 through the output from the voltage regulator circuits of the internal liquid crystal power supply. This command is a two byte command used as a pair with the electronic volume mode set command and the electronic volume register set command, and both commands must be issued one after the other.

The Electronic Volume Mode Set

When this command is input, the electronic volume register set command becomes enabled. Once the electronic volume mode has been set, no other command except for the electronic volume register command can be used. Once the electronic volume register set command has been used to set data into the register, then the electronic volume mode is released.

	E	R/W								
Α0	RD	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0

Electronic Volume Register Set

By using this command to set six bits of data to the electronic volume register, the liquid crystal drive voltage V5 assumes one of the 64 voltage levels.


When this command is input, the electronic volume mode is released after the electronic volume register has been set.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	V 5
			*	*	0	0	0	0	0	1	Small
			*	*	0	0	0	0	1	0	
	4	^	*	*	0	0	0	0	1	1	
0	1	U					,	l			\downarrow
			*	*	1	1	1	1	1	0	
			*	*	1	1	1	1	1	1	Large

^{*} Inactive bit

When the electronic volume function is not used, set this to (1, 0, 0, 0, 0, 0)

The Electronic Volume Register Set Sequence



Static Indicator (Double Byte Command)

This command controls the static drive system indicator display. The static indicator display is controlled by this command only, and is independent of other display control commands.

This is used when one of the static indicator liquid crystal drive electrodes is connected to the FR terminal, and the other is connected to the FRS terminal. A different pattern is recommended for the static indicator electrodes than for the dynamic drive electrodes. If the pattern is too close, it can result in deterioration of the liquid crystal and of the electrodes.

The static indicator ON command is a double byte command paired with the static indicator register set command, and thus one must execute one after the other. (The static indicator OFF command is a single byte command.)

Static Indicator ON/OFF

When the static indicator ON command is entered, the static indicator register set command is enabled. Once the static indicator ON command has been entered, no other command aside from the static indicator register set command can be used. This mode is cleared when data is set in the register by the static indicator register set command.

	E	R/W									
Α0	RD	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0	Static Indicator
0	1	0	1	0	1	0	1	1	0	0 1	OFF ON


Static Indicator Register Set

This command sets two bits of data into the static indicator register, and is used to set the static indicator into a blinking mode.

	E	R/W									
Α0	\overline{RD}	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0	Indicator Display State
			*	*	*	*	*	*	0	0	OFF
_	4	^							0	1	ON (blinking at approximately one second intervals)
U	ı	U							1	0	ON (blinking at approximately 0.5 second intervals)
									1	1	ON (constantly on)

^{*} Disabled bit

Static Indicator Register Set Sequence




Power Save (Compound Command)

When the display all points ON is performed while the display is in the OFF mode, the power saver mode is entered, thus greatly reducing power consumption.

The power saver mode has two different modes: the sleep mode and the standby mode. When the static indicator is OFF, it is the sleep mode that is entered. When the static indicator is ON, it is the standby mode that is entered.

In the sleep mode and in the standby mode, the display data is saved as is the operating mode that was in effect before the power saver mode was initiated, and the MPU is still able to access the display data RAM. Refer to figure 28 for power save off sequence.



Sleep Mode

This stops all operations in the LCD display system, and as long as there are no accesses from the MPU, the consumption current is reduced to a value near the static current. The internal modes during sleep mode are as follows:

- 1. The oscillator circuit and the LCD power supply circuit are halted.
- 2. All liquid crystal drive circuits are halted, and the segment in common drive outputs output a VDD level.

Standby Mode

The duty LCD display system operations are halted and only the static drive system for the indicator continues to operate, providing the minimum required consumption current for the static drive. The internal modes are in the following states during standby mode.

- 1 The LCD power supply circuits are halted. The oscillator circuit continues to operate.
- 2 The duty drive system liquid crystal drive circuits are halted and the segment and common driver outputs output a VDD level. The static drive system does not operate.

When a reset command is performed while in standby mode, the system enters sleep mode.

- * When an external power supply is used, it is recommended that the functions of the external power supply circuit be stopped when the power saver mode is started. For example, when the various levels of liquid crystal drive voltage are provided by external resistive voltage dividers, it is recommended that a circuit be added in order to cut the electrical current flowing through the resistive voltage divider circuit when the power saver mode is in effect. The ST7565S series chips have a liquid crystal display blanking control terminal DOF. This terminal enters an "L" state when the power saver mode is launched. Using the output of DOF, it is possible to stop the function of an external power supply circuit.
- * When the master is turned on, the oscillator circuit is operable immediately after the powering on.

The Booster Ratio (Double Byte Command)

This command makes it possible to select step-up ratio. It is used when the power control set have turn on the internal booster circuit. This command is a two byte command used as a pair with the booster ratio select mode set command and the booster ratio register set command, and both commands must be issued one after the other.

Booster Ratio Select Mode Set

When this command is input, the Booster ratio register set command becomes enabled. Once the booster ratio select mode has been set, no other command except for the booster ratio register command can be used. Once the booster ratio register set command has been used to set data into the register, then the booster ratio select mode is released.

	E	R/W								
Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	1	1	0	0	0

Booset Ratio Register Set

By using this command to set two bits of data to the booster ratio register, it can be select what kind of the booster ratio can be used.


When this command is input, the booster ratio select mode is released after the booster ratio register has been set.

Α0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Booster ratio select
			*	*	*	*	*	*	0	0	2x,3x,4x 5x
0	1	0	*	*	*	*	*	*	0	1	5x
			*	*	*	*	*	*	1	1	6x

^{*} Inactive bit

When the booster ratio select function is not used, set this to (0, 0) 2x,3x,4x step-up mode

The booster ratio Register Set Sequence



NOP

Non-OPeration Command

	E	R/W								
Α0	RD	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

Test

This is a command for IC $\underline{\text{chip}}$ testing. Please do not use it. If the test command is used by accident, it can be cleared by applying a "L" signal to the $\overline{\text{RES}}$ input by the reset command or by using an NOP.

	E	R/W								
A0	RD	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0

^{*} Inactive bit

Note: The ST7565S maintain their operating modes until something happens to change them. Consequently, excessive external noise, etc., can change the internal modes of the ST7565S. Thus in the packaging and system design it is necessary to suppress the noise or take measure to prevent the noise from influencing the chip. Moreover, it is recommended that the operating modes be refreshed periodically to prevent the effects of unanticipated noise.

		Та	ble 16			nd (omi	mar	nds	(Note) *: disabled data
Command	Α0	RD	WR	D7				D3	D2	D1	D0	Function
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1	Di	ispla	ay sta	art a	ddre	ess	Sets the display RAM display star line address
(3) Page address set	0	1	0	1	0	1	1	Pa	ge a	ddr	ess	Sets the display RAM page address
(4) Column address set upper bit Column address set lower bit	0	1	0	0	0	0	1	colu Lea	ımn ıst si	ado gnif	cant Iress icant Iress	Sets the most significant 4 bits of the display RAM column address Sets the least significant 4 bits of the display RAM column address
(5) Status read	0	0	1		St	atus		0	0		0	Reads the status data
(6) Display data write	1	1	0			١	Writ	e dat	ta			Writes to the display RAM
(7) Display data read	1	0	1			l	Rea	d dat	ta			Reads from the display RAM
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565S
(12) Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1		era ode	ting	Select internal power supply operating mode
(17) V5 voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0		sist itio	or	Select internal resistor ratio(Rb/Ra) mode
(18) Electronic volume mode set Electronic volume register set	0	1	0	1	0	0 Ele	0 ctro	0 nic v	0 olun	0 ne v	1 alue	Set the V5 output voltage electronic volume register
(19) Static indicator ON/OFF Static indicator	0	1	0	1	0	1	0	1	1	0 M	0 1 ode	0: OFF, 1: ON Set the flashing mode
register set (20) Booster ratio set	0	1	0	1 *	1 *	1 *	1	1	0	0	0 p-up	select booster ratio 00: 2x,3x,4x 01: 5x 11: 6x
(21) Power saver												Display OFF and display all points ON compound command
(22) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(23) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command


COMMAND DESCRIPTION

Instruction Setup: Reference

(1) Initialization

Note: With this IC, when the power is applied, LCD driving non-selective potentials V2 and V3 (SEG pin) and V4 (COM pin) are output through the LCD driving output pins SEG and COM. When electric charge is remaining in the smoothing capacitor connecting between the LCD driving voltage output pins (V1 ~ V5) and the VDD pin, the picture on the display may become totally dark instantaneously when the power is turned on. To avoid occurrence of such a failure, we recommend the following flow when turning on the power.

1. When the built-in power is being used immediately after turning on the power:




* The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.

- *1: Description of functions; Resetting circuit
- *2: Command description; LCD bias setting
- *3: Command description; ADC selection
- *4: Command description; Common output state selection
- *5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V5 voltage
- *6: Description of functions: Power circuit & Command description: Electronic volume control
- *7: Description of functions; Power circuit & Command description; Power control setting

2. When the built-in power is not being used immediately after turning on the power:




^{*} The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.

- *1: Description of functions; Resetting circuit
- *2: Command description; LCD bias setting
- *3: Command description; ADC selection
- *4: Command description; Common output state selection
- *5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V5 voltage
- *6: Description of functions; Power circuit & Command description; Electronic volume control
- *7: Description of functions; Power circuit & Command description; Power control setting
- *8: The power saver ON state can either be in sleep state or stand-by state. Command description; Power saver START (multiple commands)

(2) Data Display




Notes: Reference items

- *9: Command Description; Display start line set
- *10: Command Description; Page address set
- *11: Command Description; Column address set
- *12: Command Description; Display data write
- *13: Command Description; Display ON/OFF

Avoid displaying all the data at the data display start (when the display is ON) in white.

(3) Power OFF *14




Set the time (t_L) from reset active to turning off the VDD - Vss power (VDD - Vss = 2.1V) longer than the time (t_H) when the potential of V5 ~ V1 becomes below the threshold voltage (approximately 1V) of the LCD panel. For t_H , refer to the <Reference Data> of this event. When t_H is too long, insert a resistor between V5 and VDD to reduce it.

Notes: Reference items

- *14: The logic circuit of this IC's power supply VDD VSS controls the driver of the LCD power supply VDD V5. So, if the power supply VDD VSS is cut off when the LCD power supply VDD V5 has still any residual voltage, the driver (COM. SEG) may output any uncontrolled voltage. When turning off the power, observe the following basic procedures:
 - After turning off the internal power supply, make sure that the potential V5 ~ V1 has become below the threshold voltage of the LCD panel, and then turn off this IC's power supply (VDD VSS). 6. Description of Function, 6.7 Power Circuit
- *15: After inputting the power save command, be sure to reset the function using the RES terminal until the power supply VDD Vss is turned off. 7. Command Description (20) Power Save
- *16: After inputting the power save command, do not reset the function using the RES terminal until the power supply VDD VSS is turned off. 7. Command Description (20) Power Save

Refresh


It is recommended to turn on the refresh sequence regularly at a specified interval.



Precautions on Turning off the power


- <Turning the power (VDD Vss) off>
- 1) Power Save (The LCD powers (VDD V5) are off.) \rightarrow Reset input \rightarrow Power (VDD VSS) OFF
- Observe $t_L > t_H$.
- When $t_L < t_H$, an irregular display may occur.

Set t_{\perp} on the MPU according to the software. t_{\parallel} is determined according to the external capacity C2 (smoothing capacity of V5 ~ V1) and the driver's discharging capacity.



- <Turning the power (VDD VSS) off : When command control is not possible.> 2) Reset (The LCD powers (VDD VSS) are off.) \rightarrow Power (VDD VSS) OFF
- Observe tL > tH.
- When $t_{\text{L}} < t_{\text{H}}$, an irregular display may occur.

For t_{L} , make the power (VDD - Vss) falling characteristics longer or consider any other method. t_{H} is determined according to the external capacity C2 (smoothing capacity of V5 to V1) and the driver's discharging capacity.



<Reference Data>

V5 voltage falling (discharge) time (t H) after the process of operation \rightarrow power save \rightarrow reset. V5 voltage falling (discharge) time (t_H) after the process of operation \rightarrow reset.




Figure 31

ABSOLUTE MAXIMUM RATINGS

Unless otherwise noted, Vss = 0V

Table 17

14010 11					
Pa	arameter	Symbol	Conditions	Unit	
Power Supply Voltage		VDD	-0.3 ~ +5.0	V	
Power supply voltage (\	/DD standard)	VSS2	−3.3 ~ -1.8	V	
Power supply voltage (V	DD standard)	V5, VOUT	−13.0 ~ +0.3	V	
Power supply voltage (V	DD standard)	V1, V2, V3, V4	V ₅ to +0.3	V	
Input voltage		VIN	-0.3 to VDD + 0.3	V	
Output voltage		Vo	-0.3 to VDD + 0.3	V	
Operating temperature		Topr	-40 to +85	°C	
Storage temperature	TCP Bare chip	Tstr	-55 to +100 -55 to +125	°C	




Figure 30

Notes and Cautions

- 1. The VSS2, V1 to V5 and VOUT are relative to the VDD = 0V reference.
- 2. Insure that the voltage levels of V1, V2, V3, and V4 are always such that VDD \geq V1 \geq V2 \geq V3 \geq V4 \geq V5.
- 3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

DC CHARACTERISTICS

Unless otherwise specified, Vss = 0 V, VDD = 3.0 V ± 10%, Ta = –40 to 85°C Table 18

Ito	em	Symbol	Condition		Rating		Units	Applicable
116	=======================================	Syllibol	Condition	Min.	Тур.	Max.	Ullits	Pin
Operating	Voltage (1)	Vss		-3.3	_	-2.1	V	Vss*1
Operating ¹	Voltage (2)	Vss2	(Relative to VDD)	-3.3	_	-1.8	V	Vss2
				-13.0	_	-4.0		V5 *2
Operating	Voltage (3)	Vss2	(Relative to VDD)	0.4 x V5	_	VDD	V	V1, V2
				V5	_	0.6 x V5		V3, V4
High-level Ir	nput Voltage	VIHC		0.8 x VDD		VDD	V	*3
Low-level Ir	put Voltage	VILC		Vss	_	0.2 x VDD	V	*3
High-level O	utput Voltage	Vонс	IOH = -0.5 mA	0.8 x VDD	_	VDD	V	*4
Low-level Ou	utput Voltage	Volc	IOL = 0.5 mA	Vss	_	0.2 x VDD	V	*4
Input leaka	age current	lu	VIN = VDD or Vss	-1.0	_	1.0	μ A	*5
Output leak	age current	llo	VIN = VDD or Vss	-3.0	_	3.0	μ A	*6
Liquid Cryst	al Driver ON	Davi	Ta = 25° C $V_5 = -13.0 \text{ V}$	_	2.0	3.5	KO.	SEGn
	tance	Ron	(Relative To VDD) $V_5 = -8.0 \text{ V}$	_	3.2	5.4	ΚΩ	COMn *7
Static Consum	nption Current	Issq	V5 = -13.0 V(Relative To	_	0.01	2	μ A	Vss, Vss2
Output Leak	age Current	I5Q	VDD)	_	0.01	10	μ A	V5
Input Termina	l Capacitance	CIN	Ta = 25°C, f = 1 MHz	_	5.0	8.0	pF	
	Internal Oscillator	fosc	1/65 duty Ta = 25°C	17	20	24	kHz	*8
Oscillator	External Input	fCL	1/33 duty Ta = 25 C	17	20	24	kHz	CL
Frequency	Internal Oscillator	fosc	1/49 duty 1/53 duty Ta = 25°C	25	30	35	kHz	*8
	External Input	fcL	1/55 duty 1a = 25 C	25	30	35	kHz	CL

Table 19

	Item	Symbol	Condition		Rating		Units	Applicable
	item	Syllibol	Condition	Min.	Тур.	Max.	Ullits	Pin
	Input voltage	VSS2	(Relative To VDD)	-3.3	_	-1.8	V	Vss2
_	Supply Step-up output voltage Circuit	Vouт	(Relative To VDD)	-13.0	_	_	٧	Vоит
al Power	Voltage regulator Circuit Operating Voltage	Vоит	(Relative To VDD)	-13.0	_	-6.0	٧	Vouт
Internal	Voltage Follower Circuit Operating Voltage	V 5	(Relative To VDD)	-13.0	_	-4.0	V	V5 * 9
	Base Voltage	VRS	Ta = 25°C , (Relative To VDD) -0.05%/°C	-2.04	-2.10	-2.16	V	*10

• Dynamic Consumption Current : During Display, with the Internal Power Supply OFF Current consumed by total ICs when an external power supply is used .

Table 20

		Tuble 20					
Test pattern	Symbol	Condition		Rating		Units	Notes
rest pattern	Syllibol	Condition	Min.	Тур.	Max.	Ullits	Notes
Display Pattern OFF	ldd	VDD = 3.0 V, V5 – VDD = –11.0 V	_	16	27	μ A	*11
Display Pattern Checker	IDD	VDD = 3.0 V, V5 – VDD = –11.0 V	_	19	32	μ A	*11

• Dynamic Consumption Current : During Display, with the Internal Power Supply ON

Test pattern	Symbol	Condition			Rating		Units	Notes
rest pattern	Зуппоот	Condition		Min.	Тур.	Max.	Units	Notes
Display		VDD = 3.0 V,	Normal Mode	_	60	100		
Pattern OFF	IDD	Quad step-up voltage. V5 – VDD = –11.0 V	High-Power Mode	_	98	163	μ A	*12
Display Pattern	lpp	VDD = 3.0 V,	Normal Mode	_	70	117	,, A	*12
Checker	טטו	Quad step-up voltage. V5 – VDD = –11.0 V	High-Power Mode	_	105	175	μ A	12

• Consumption Current at Time of Power Saver Mode : VSS = -3.0 V \pm 10%

Table 22

Item	Symbol	Condition		Rating		Units	Notes
item	Syllibol	Condition	Min.	Тур.	Max.	Ullits	Notes
Sleep mode	IDD	Ta = 25°C	_	0.01	2	$\mu \mathbf{A}$	
Standby Mode	IDD	Ta = 25°C	_	4	8	μ Λ	

• The Relationship Between Oscillator Frequency fosc, Display Clock Frequency fc∟ and the Liquid Crystal Frame Rate Frequency fFR

Table 23

	Item	fcL	fFR
1/65 DUTY	Used internal oscillator circuit	fosc / 4	fOSC / (4*65)
1/05 DUTT	Used external display clock Used internal oscillator circuit Used external display clock Used external display clock Used internal oscillator circuit Used external display clock Used internal oscillator circuit Used external display clock Used external display clock	External input (fCL)	fCL / 260
1/49 DUTY	Used internal oscillator circuit	fosc / 4	fOSC / (4*49)
1/49 DOTT	Used external display clock	External input (fCL)	fCL / 196
4/00 DUTY	Used internal oscillator circuit	fOSC / 8	fOSC / (8*33)
1/33 DUTY —	Used external display clock	External input (fCL)	fCL / 264
1/55 DUTY	Used internal oscillator circuit	fosc / 4	fOSC / (4*55)
1/55 DUTT	Used external display clock	External input (fCL)	fCL / 220
1/53 DUTY	Used internal oscillator circuit	fosc / 4	fOSC / (4*53)
1/33 DUTT	Used external display clock	External input (fCL)	fCL / 212

(fFR is the liquid crystal alternating current period, and not the FR signal period.)

References for items market with *

- *1 While a broad range of operating voltages is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage while the MPU is being accessed.
- *2 The operating voltage range for the VDD system and the V5 system is. This applies when the external power supply is being used.
- *3 The AO, D0 to D5, D6 (SCL), D7 (SI), RD (E), WR (R/W), CS1, CS2, CLS, CL, FR, M/S, C86, P/S, DOF, RES, IRS, and HPM terminals.
- *4 The D0 to D7, FR, FRS, DOF, and CL terminals.
- *5 The A0, RD (E), WR (R/W), CS1, CS2, CLS, M/S, C86, P/S, RES, IRS, and HPM terminals.
- *6 Applies when the D0 to D5, D6 (SCL), D7 (SI), CL, FR, and DOF terminals are in a high impedance state.
- *7 These are the resistance values for when a 0.1 V voltage is applied between the output terminal SEGn or COMn and the various power supply terminals (V1, V2, V3, and V4). These are specified for the operating voltage (3) range. RoN = 0.1 V / △ I (Where △ I is the current that flows when 0.1 V is applied while the power supply is ON.)
- *8 See Table 23 for the relationship between the oscillator frequency and the frame rate frequency.
- *9 The V5 voltage regulator circuit regulates within the operating voltage range of the voltage follower.
- *10 This is the internal voltage reference supply for the V5 voltage regulator circuit. In the ST7565S, the temperature range approximately -0.05%/°C.
- *11, 12 It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on. The ST7565S is 1/9 biased. Does not include the current due to the LCD panel capacity and wiring capacity. Applicable only when there is no access from the MPU.
- *12 It is the value on a ST7565S having the VREG temperature gradient is -0.05%/°C when the V5 voltage regulator internal resistor is used.

TIMING CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)




Table 24

(VDD = 3.3V , Ta =25°C)

Item	Signal	Symbol	Condition	Rat	ing	Units
item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tah8		0	_	
Address setup time	A0	taw8		0	_	
System cycle time		tcyc8		240	_	
Enable L pulse width (WRITE)	WR	tcclw		80	_	
Enable H pulse width (WRITE)	WK	tccнw		80	_	
Enable L pulse width (READ)	RD	tcclr		140	_	ns
Enable H pulse width (READ)	, KD	tcchr		80		
WRITE Data setup time		tDS8		40	_	
WRITE Address hold time	D0 to D7	tDH8		0	_	
READ access time	ולם טו טלי	tacc8	CL = 100 pF	_	70	
READ Output disable time		toн8	CL = 100 pF	5	50	

Table 25

(VDD = 2.7 V , Ta = 25°C)

Item	Signal	Symbol	Condition	Rat	ing	Units
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		t AH8		0	_	
Address setup time	A0	taw8		0	_	
System cycle time		tcyc8		400	_	
Enable L pulse width (WRITE)	WR	tcclw		220	_	
Enable H pulse width (WRITE)	WK	t ccHW		180	_	
Enable L pulse width (READ)	RD	tcclr		220	_	ns
Enable H pulse width (READ)		tcchr		180	_	
WRITE Data setup time		tDS8		40	_	
WRITE Address hold time	D0 to D7	t _{DH8}		0	_	1
READ access time	D0 to D7	tacc8	CL = 100 pF	_	140	
READ Output disable time		t 0H8	CL = 100 pF	10	100	


Table 26

(VDD = 2.1V , Ta = 25°C)

Item	Signal	Symbol	Condition	Rati	ing	Units
item	Signal	Syllibol	Condition	Min.	Max.	Ullits
Address hold time		tah8		0	_	
Address setup time	A0	taw8		0	_	
System cycle time		tcyc8		640	_	
Enable L pulse width (WRITE)	WR	tcclw		360	_	
Enable H pulse width (WRITE)	VVIX	tccнw		280	_	
Enable L pulse width (READ)	RD	tcclr		360	_	ns
Enable H pulse width (READ)	וא	tcchr		280		
WRITE Data setup time		tos8		80	_	
WRITE Address hold time	D0 to D7	tDH8		30	_	
READ access time	ולם מו מם	tacc8	CL = 100 pF	_	240	
READ Output disable time		tон8	CL = 100 pF	10	200	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(t_r + tf) \le (t_{CYC8} - t_{CCLW} - t_{CCHW})$ for $(t_r + tf) \le (t_{CYC8} - t_{CCLR} - t_{CCHR})$ are specified.
*2 All timing is specified using 20% and 80% of VDD as the reference.

^{*3} tccLW and tccLR are specified as the overlap between $\overline{CS1}$ being "L" (CS2 = "H") and \overline{WR} and \overline{RD} being at the "L" level.



System Bus Read/Write Characteristics 2 (For the 6800 Series MPU)

Figure 38

Table 27

(V_{DD} = 3.3 V , Ta = 25°C)

Rating

Item	Signal	Symbol	Condition	Rat	ing	Units
item	Signal	Syllibol	Condition	Min.	Max.	Ullits
Address hold time		tah6		0	_	
Address setup time	A0	taw6		0	_	
System cycle time		tcyc6		240	_	
Enable L pulse width (WRITE)	WR	tewlw		80	_	
Enable H pulse width (WRITE)	WK	tewnw		80	_	
Enable L pulse width (READ)	RD	tewlr		80	_	ns
Enable H pulse width (READ)	KD	tewhr		140		
WRITE Data setup time		tDS6		40	_	
WRITE Address hold time	D0 to D7	tDH6		0	_	
READ access time	זע טו טע	tacc6	CL = 100 pF	_	70	
READ Output disable time		t он6	CL = 100 pF	5	50	

Table 28

(VDD = 2.7V , Ta =25°C)

Item	Signal	Symbol	Condition	Rati	ing	Units
item	Signal	Symbol	Condition	Min.	Max.	Ullits
Address hold time		tah6		0	_	
Address setup time	A0	taw6		0	_	
System cycle time		tcyc6		400	_	
Enable L pulse width (WRITE)	WR	tewlw		220	_	
Enable H pulse width (WRITE)	VVK	tewnw		180	_	
Enable L pulse width (READ)	RD	t EWLR		220	_	ns
Enable H pulse width (READ)	וא	t EWHR		180	_	
WRITE Data setup time		tDS6		40	_	
WRITE Address hold time	D0 to D7	tDH6		0	_	
READ access time	D0 to D7	tacc6	CL = 100 pF		140	
READ Output disable time		t 0H6	CL = 100 pF	10	100	

Table 29

 $(VDD = 2.1V . Ta = 25^{\circ}C)$

	0: 1		0 1111	Rat	v , 1a –23 ing	
ltem	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tah6		0		
Address setup time	A0	taw6		0	_	
System cycle time		tcyc6		640	_	
Enable L pulse width (WRITE)	WR	tewlw		360	_	
Enable H pulse width (WRITE)	VVIX	tewnw		280	_	
Enable L pulse width (READ)	RD	tewlr		360	_	ns
Enable H pulse width (READ)	לא ל	tewhr		280	_	
WRITE Data setup time		tDS6		80	_	
WRITE Address hold time	D0 to D7	tDH6		30	_	
READ access time	D0 to D7	tacc6	CL = 100 pF	_	240	
READ Output disable time		toн6	CL = 100 pF	10	200	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(t_r + tf) \le (t_{CYC6} - t_{EWLW} - t_{EWHW})$ for $(t_r + tf) \le (t_{CYC6} - t_{EWLR} - t_{EWHR})$ are specified. *2 All timing is specified using 20% and 80% of VDD as the reference.

^{*3} tewlw and tewlr are specified as the overlap between $\overline{\text{CS1}}$ being "L" (CS2 = "H") and E.

The Serial Interface




Table 30

 $(VDD = 3.3V, Ta = 25^{\circ}C)$

Item	Cianal	Symbol	Condition	Rati	ng	Units
item	Signal	Symbol	Condition	Min.	Max.	Ullits
Serial Clock Period		tscyc		200	_	
SCL "H" pulse width	SCL	tsнw		75	_	
SCL "L" pulse width		tslw		75	_	
Address setup time	A0	tsas		50	_	
Address hold time	A0	t SAH		50	_	ns
Data setup time	- SI	tsds		50	_	
Data hold time	31	tsdн		50	_	
CS-SCL time	- CS	tcss		50	_	
CS-SCL time		t csH		150	_	

Table 31

(VDD =2.7V , Ta =25°C)

Item	Signal	Symbol	bol Condition	Rating		Units
item	Signal	Symbol	Condition	Min.	Max.	Ullits
Serial Clock Period		tscyc		250	_	
SCL "H" pulse width	}	tshw		150	_	
SCL "L" pulse width		tslw		150	_	
Address setup time	A0	tsas		100		
Address hold time	AU	tsah		100		ns
Data setup time	SI	tsps		100		
Data hold time	51	tsdн		100		
CS-SCL time	CS	tcss		100		
CS-SCL time	3	tсsн		320	_	

Table 32

(VDD = 2.1V , Ta = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
Item	Signal	Symbol	Condition	Min.	Max.	Ullits
Serial Clock Period		tscyc		400	_	
SCL "H" pulse width		tsнw		150	_	
SCL "L" pulse width		tslw		150	_	
Address setup time	A0	tsas		150	1	
Address hold time	AU	t sah		150	_	ns
Data setup time	CI	tsds		150	_	
Data hold time	SI	t sdh		150	_	
CS-SCL time	00	tcss		150	_	
CS-SCL time	CS	tсsн		250	_	

 $^{^{*}1}$ The input signal rise and fall time (tr, tf) are specified at 15 ns or less. $^{*}2$ All timing is specified using 20% and 80% of VDD as the standard.

Reset Timing




Figure 41

Table 36

 $(VDD = 3.3V , Ta = -40 to 85^{\circ}C)$

Item	Signal Sy	Symbol	Condition	•	Units		
			Condition	Min.	Тур.	Max.	Ullits
Reset time		t R			_	0.5	Ms
Reset "L" pulse width	RES	trw		0.5	1	1	Ms

Table 37

 $(VDD = 2.7V , Ta = -40 to 85^{\circ}C)$

Item	Signal Symbol		Condition	•	Rating		
item	Signal	Syllibol	Condition	Min.	Тур.	Max.	Units
Reset time		t R		_	_	1	Ms
Reset "L" pulse width	RES	trw		1	_	_	Ms

Table 38

 $(V_{DD} = 2.1V, Ta = -40 \text{ to } 85^{\circ}C)$

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Тур.	Max.	Units
Reset time		tr		_	_	1.5	μ s
Reset "L" pulse width	RES	trw		1.5	_	1	μ s

 $^{^{*}\}mbox{1}$ All timing is specified with 20% and 80% of VDD as the standard.

THE MPU INTERFACE (REFERENCE EXAMPLES)

The ST7565S Series can be connected to either 80X86 Series MPUs or to 68000 Series MPUs. Moreover, using the serial interface it is possible to operate the ST7565S series chips with fewer signal lines.

The display area can be enlarged by using multiple ST7565S Series chips. When this is done, the chip select signal can be used to select the individual ICs to access.

(1) 8080 Series MPUs




Figure 42-1

(2) 6800 Series MPUs




Figure 42-2

(3) Using the Serial Interface




Figure 42-3

CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLE)

The liquid crystal display area can be enlarged with ease through the use of multiple ST7565S Series chips. Use a same equipment type.

equipment type.

(1) ST7565S (master) ↔ ST7565S (slave)




Figure 43-1




Figure 43-2

(3) Double-chip Structure




Figure 43-3

ST7565

Revisions

Version 0.1 - Preliminary.

Version 0.2 - update Pad Center Coordinates page 2,3,4,5

Version 0.2a - update ABSOLUTE MAXIMUM RATINGS and DC CHARACTERISTICS